ACHIEVING COMPLETE DELAY FAULT TESTABILITY BY EXTRA INPUTS | IEEE Conference Publication | IEEE Xplore