Scan chain design for test time reduction in core-based ICs | IEEE Conference Publication | IEEE Xplore