Design of Resistive Synaptic Array for Implementing On-Chip Sparse Learning | IEEE Journals & Magazine | IEEE Xplore