A Novel Impedance Definition of a Parallel Plate Pair for an Intrinsic Via Circuit Model | IEEE Journals & Magazine | IEEE Xplore