Hybrid CMOS and CNFET Power Gating in Ultralow Voltage Design | IEEE Journals & Magazine | IEEE Xplore