Investigation of Negative Capacitance Gate-all-Around Tunnel FETs Combining Numerical Simulation and Analytical Modeling | IEEE Journals & Magazine | IEEE Xplore