Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing | IEEE Journals & Magazine | IEEE Xplore