Efficient Synthesis of a Uniformly Spread Layout Aware Pareto Surface for Analog Circuits | IEEE Conference Publication | IEEE Xplore