Modeling gate and substrate currents due to conduction- and valence-band electron and hole tunneling [CMOS technology] | IEEE Conference Publication | IEEE Xplore