Yield analysis of logic circuits | IEEE Conference Publication | IEEE Xplore