Improving IPC in simultaneous multi-threading (SMT) processors by capping IQ utilization according to dispatched memory instructions | IEEE Conference Publication | IEEE Xplore