An Area Efficient FFT Processor using Modified Compressor adder based Vedic Multiplier | IEEE Conference Publication | IEEE Xplore