Parasitic Capacitance Modeling of Inductors Without Using the Floating Voltage Potential of Core | IEEE Journals & Magazine | IEEE Xplore