Paper
19 September 1995 Accelerating image filters using a custom computing machine
A. Lynn Abbott, Peter M. Athanas, Adit D. Tarmaster
Author Affiliations +
Abstract
This paper describes the use of the SPLASH-2 custom computing platform for real-time median and morphological filtering images. SPLASH-2 is an FPGA-based attached processor that can be reconfigured to perform a wide variety of tasks. Although not specifically designed for image processing, the architecture is well suited for the repetitive computations and high data transfer rates that characterize most low-level image processing problems. Median filtering is a particularly good benchmark, since nonlinear rank ordering must be performed for 2D neighborhoods at every pixel location in an image. General-purpose workstations are inefficient at such tasks, whereas SPLASH-2 can be configured to perform this at a rate of 30 images per second. This paper presents the hardware/software codesign process that we have used to implement this operation, which can be pipelined with other operations by using additional SPLASH-2 processor boards. The results presented here illustrate that custom computing architectures are much faster than conventional uniprocessors, and offer an attractive altrenative to dedicated special-purpose harware when high performance is required.
© (1995) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
A. Lynn Abbott, Peter M. Athanas, and Adit D. Tarmaster "Accelerating image filters using a custom computing machine", Proc. SPIE 2607, Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, (19 September 1995); https://doi.org/10.1117/12.221346
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image filtering

Digital filtering

Image processing

Nonlinear filtering

Video

Clocks

Linear filtering

RELATED CONTENT

DSP filters in FPGAs for image processing applications
Proceedings of SPIE (October 21 1996)
VLSI Architectures For Image Filtering
Proceedings of SPIE (October 25 1988)

Back to Top