Paper
30 January 1996 Optoelectronic parallel computing system with reconfigurable optical interconnection
Masatoshi Ishikawa
Author Affiliations +
Abstract
System architectures for optoelectronic parallel computing system are reviewed and a massively parallel processing system with a reconfigurable optical interconnection among electronic general purpose processing elements (PE’s) is described as an example. If PE is so compact, more than 4,000 PE’s can be integrated into one chip for directly coupling with array type optical devices in parallel. The optical interconnection is constructed using a surface emitting laser diode array and a phase modulation type spatial light modulator on which optimized computer generated holograms are written. In this paper, the design concept of optoelectronic parallel computing systems and PE’s, configurations of experimental system, and algorithms for parallel optoelectronic computing system are shown.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Masatoshi Ishikawa "Optoelectronic parallel computing system with reconfigurable optical interconnection", Proc. SPIE 10284, Optoelectronic Interconnects and Packaging: A Critical Review, 102840A (30 January 1996); https://doi.org/10.1117/12.229284
Lens.org Logo
CITATIONS
Cited by 18 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Computing systems

Optoelectronics

Optical interconnects

Parallel computing

Optical components

Computer architecture

Optical arrays

Back to Top