Paper
20 May 2006 Inverse lithography technology (ILT): What is the impact to the photomask industry?
Author Affiliations +
Abstract
Inverse Lithography Technology (ILT) is a rigorous approach to determine the mask shapes that produce the desired on-wafer results. In this paper, we briefly describe an image (or pixel))-based implementation of ILT in comparison to OPC technologies, which are usually edge-based. Such implementation is more computationally scalable and avoids laborious segmentation script-writing, which becomes more complex for newer generations because of complicated proximity effects. In this paper, we will give an overview of ILT, present some simulation and wafer examples to demonstrate the benefit of ILT, clarify common myths about ILT, discuss and show examples to illustrate the impact in every step of the mask making process. Specifically, studies done with several leading mask shops around the world on mask manufacturability (including data fracturing, writing strategy and writing time, mask inspection), will be shown.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Linyong Pang, Yong Liu, and Dan Abrams "Inverse lithography technology (ILT): What is the impact to the photomask industry?", Proc. SPIE 6283, Photomask and Next-Generation Lithography Mask Technology XIII, 62830X (20 May 2006); https://doi.org/10.1117/12.681857
Lens.org Logo
CITATIONS
Cited by 53 scholarly publications and 4 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Optical proximity correction

Semiconducting wafers

Lithography

Manufacturing

Inspection

Vestigial sideband modulation

RELATED CONTENT

Mask cost and cycle time reduction
Proceedings of SPIE (August 28 2003)
Mask cost and specification
Proceedings of SPIE (December 17 2003)
PMJ' 99 panel discussion review OPC mask technology for...
Proceedings of SPIE (December 30 1999)
Lithography strategy for 65-nm node
Proceedings of SPIE (August 01 2002)

Back to Top