Paper
30 June 1982 Intralevel Hybrid Resist Process With Submicron Capability
J. N. Helbert, P. A. Seese, A. J. Gonzales, C. C. Walker
Author Affiliations +
Abstract
A hybrid lithographic process, utilizing both e-beam and conventional optical exposure techniques within the same device level, has been developed using a commercially available positive photoresist. Following E-beam exposure of the < 3.0 micron geometries and optical exposure of the larger sized patterns, both sets of images are developed in a single development. Using this process, working CMOS devices have been fabricated with polysilicon gate lengths of 0.75 and 0.50 micron. The effect of E-beam dosage upon the submicron gate critical dimensions has been determined as well as other processing characteristics.
© (1982) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
J. N. Helbert, P. A. Seese, A. J. Gonzales, and C. C. Walker "Intralevel Hybrid Resist Process With Submicron Capability", Proc. SPIE 0333, Submicron Lithography I, (30 June 1982); https://doi.org/10.1117/12.933408
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photoresist processing

CMOS devices

Lithography

Semiconducting wafers

Submicron lithography

Reactive ion etching

Wafer-level optics

Back to Top