John Hennessy
Norman Jouppi
Steven Przybylski
Abstract
MIPS is a new single chip VLSI microprocessor. It attempts to achieve high performance with the use of a simplified instruction set, similar to those found in microengines. The processor is a fast pipelined engine without pipeline interlocks. Software solutions to several traditional hardware problems, such as providing pipeline interlocks, are used.
- 1 Radin, G., "The 801 Minicomputer," Proc. SIGARCH/SIGPLAN Symposium on Architectural Support for Programming Languages and Operating Systems, , ACM, Palo Alto, March 1982, pp. 39-47. Google Scholar
Digital Library
- 2 Patterson, D.A. and Sequin C.H., "RISC-I: A Reduced Instruction Set VLSI Computer," Proc. of the Eighth Annual Symposium on Computer Architecture, Minneapolis, Minn., May 1981,. Google ScholarDigital Library
- 3 Lampson, B.W., McDaniel, G.A. and S.M. Ornstein, "An Instruction Fetch Unit for a High Performance Personal Computer," Tech. report CSL-81-1, Xerox PARC, January 1981,.Google Scholar
- 4 Widdoes, L.C., "The S-1 Project: Developing high performance digital computers," Proc. Compcon, IEEE, San Francisco, February 1980,.Google Scholar
- 5 Hennessy, J.L. and Gross, T.R., "Code Generation and Reorganization in the Presence of Pipeline Constraints," Proc. Ninth POPL Conference, ACM, January 1982,. Google ScholarDigital Library
- 6 Gross, T.R. and Hennessy, J.L, "Optmizing Delayed Branches," Proceedings of Micro-15, IEEE, October 1982,. Google ScholarDigital Library
- 7 Baskett, F., "Puzzle: an informal compute bound benchmark", Widely circulated and run.Google Scholar
Index Terms
- MIPS: A microprocessor architecture
Recommendations
A design of EPIC type processor based on MIPS architecture
AbstractThis paper proposes an EPIC (Explicitly Parallel Instruction Computing Architecture) type processor based on MIPS. VLIW processors can execute multiple instructions simultaneously, but due to dependency of instructions, it is often impossible to ...
The MIPS R10000 Superscalar Microprocessor
The Mips R10000 is a dynamic superscalar microprocessor that implements the 64-bit Mips-4 Instruction Set Architecture. It fetches and decodes four instructions per cycle and dynamically issues them to five fully pipelined low-latency execution units. ...
Comments