skip to main content
10.1145/1057661.1057717acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
Article

DIP: a double-interval-based dynamic voltage scaling scheme for dynamic priority-based task scheduling systems

Authors Info & Claims
Published:17 April 2005Publication History

ABSTRACT

The goal of dynamic voltage scaling (DVS) is to reduce CPU energy consumption without degrading applications' quality-of-service (QoS). In general-purpose systems, in which a variety of tasks are scheduled by a traditional dynamic priority-based task scheduler, existing DVS schemes tend to degrade the QoS by causing urgent tasks having low priorities to starve because these schemes ignore the behavior of dynamic priority-based task schedulers. In this paper, we propose the 'double-interval-based DVS scheme for priority-based task scheduling systems (DIP)', which better manages time-sensitive tasks' QoS by bridging the gap between CPU speed scheduling and dynamic priority-based task scheduling. We describe how DIP determines an appropriate CPU speed for a group of coexisting tasks considering tasks' priorities, using an improved interval-based algorithm so that the CPU-time requirements of the low priority time-sensitive tasks in the group can be satisfied. Another novel feature of DIP is that it separates QoS-control from throughput-control via two different interval-based algorithms, which allows more energy savings when throughput is not a primary concern. Trace-based simulations show that, depending upon target systems' primary concern, DIP generally provides better energy savings at comparable QoS or better QoS at comparable energy savings, respectively, compared to existing DVS schemes.

References

  1. L. Benini, A. Bogliolo, and G. D. Micheli. A Survey of Design Techniques for System-Level Dynamic Power Management. IEEE Transactions on VLSI Systems, Vol. 8, No. 8 (June 2000), 299--316. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. I. Hong, M. Potkonjak, and M. B. Srivastava. On-line scheduling of hard real-time tasks on variable voltage processor. In Proceedings of the International Conference on Computer Aided Design (November 1998), 653--656. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. P. Pillai and K. G. Shin. Real-time dynamic voltage scheduling for low-power embedded operating systems. In Proceedings of the 18th ACM Symposium on Operating Systems Principles (SOSP) (October 2001), 89--102. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. K. Govil, E. Chan, and H. Wasserman. Comparing Algorithms for Dynamic Speed-Setting of a Low-Power CPU. In Proc. of the First International Conference on Mobile Computing and Networking (November 1995), 13--25. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. K. Flautner and T. Mudge. Vertigo: Automatic performance-setting for Linux. In Proc. of the 5th Operating Systems Design and Implementation (December 2002), 105--116. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. J. R. Lorch and A. J. Smith. Operating system modifications for task-based speed and voltage scheduling. In Proceedings of the First International Conference on Mobile Systems, Applications, and Services (MobiSys) (May 2003), 215--230. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. D. Grunwald, P. Levis, K. I. Farkas, C. B. Morrey III, and M. Neufeld. Policies for dynamic clock scheduling. In Proceedings of the 4th Usenix Symposium on Operating Systems Design and Implementation (October 2000), 73--86. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Transmeta cooperation. TM5800 Data Book Version 2.1. http://www.transmeta.com/developers/techdocs.html.Google ScholarGoogle Scholar
  9. T. Pering, T. Burd, and R. Brodersen. The Simulation and Evaluation of Dynamic voltage scheduling Algorithms. In Proceedings of International Symposium on Low Power Electronics and Design 1998 (June 1998), 76--81. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. DIP: a double-interval-based dynamic voltage scaling scheme for dynamic priority-based task scheduling systems

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSI
      April 2005
      518 pages
      ISBN:1595930574
      DOI:10.1145/1057661
      • General Chair:
      • John Lach,
      • Program Chairs:
      • Gang Qu,
      • Yehea Ismail

      Copyright © 2005 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 17 April 2005

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • Article

      Acceptance Rates

      Overall Acceptance Rate312of1,156submissions,27%

      Upcoming Conference

      GLSVLSI '24
      Great Lakes Symposium on VLSI 2024
      June 12 - 14, 2024
      Clearwater , FL , USA

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader