Srinivasa R. Sridhara
ABSTRACT
In this paper, we propose joint repeater insertion and crosstalk avoidance coding as a low-power alternative to repeater insertion for global bus design in nanometer technologies. We develop a methodology to calculate the repeater size and separation that minimize the total power dissipation for joint repeater insertion and coding for a specific delay target. This methodology is employed to obtain power vs. delay trade-offs for 130-nm, 90-nm, 65-nm, and 45-nm technology nodes. Using ITRS technology scaling data, we show that proposed technique provides 54%, 67%, and 69% power savings over optimally repeater-inserted 10-mm 32-bit bus at 90-nm, 65-nm, and 45-nm technology nodes, respectively, while achieving the same delay
- International Technology Roadmap for Semiconductors, Semiconductor Industry Association, 2003. {Online}. Available: http://public.itrs.netGoogle Scholar
- V. Soteriou and L.-S. Peh, "Design-space exploration of power-aware on/off interconnection networks," in Proc. ICCD, 2004, pp. 510--517. Google ScholarDigital Library
- L. Benini and G. D. Micheli, "Networks on chips: a new SoC paradigm," IEEE Computer, vol. 35, pp. 70--78, Jan. 2002. Google ScholarDigital Library
- H. Bakoglu, Circuits, Interconnects and Packing for VLSI. Reading, MA: Addison-Wesley, 1990.Google Scholar
- K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," IEEE Trans. Electron Devices, vol. 49, pp. 2001--2007, Nov. 2002.Google ScholarCross Ref
- P. P. Sotiriadis and A. Chandrakasan, "Reducing bus delay in submicron technology using coding," in Proc. ASP-DAC, 2001, pp. 109--114. Google ScholarDigital Library
- C. Duan, A. Tirumala, and S. P. Khatri, "Analysis and avoidance of cross-talk in on-chip buses," in Proc. Hot Interconnects, 2001, pp. 133--138. Google ScholarDigital Library
- B. Victor and K. Keutzer, "Bus encoding to prevent crosstalk delay," in Proc. ICCAD, 2001, pp. 57--63. Google ScholarDigital Library
- S. R. Sridhara, A. Ahmed, and N. R. Shanbhag, "Area and energy-efficient crosstalk avoidance codes for on-chip buses," in Proc. ICCD, 2004, pp. 12--17. Google ScholarDigital Library
- S. R. Sridhara and N. R. Shanbhag, "Coding for reliable on-chip buses: fundamental limits and practical codes," in Proc. VLSI Design, 2005, pp. 417--422. Google ScholarDigital Library
- M. L. Mui, K. Banerjee, and A. Mehrotra, "A global interconnect optimization scheme for nanometer scale vlsi with implications for latency, bandwidth, and power dissipation," IEEE Trans. Electron Devices, vol. 51, pp. 195--203, Feb. 2004.Google ScholarCross Ref
Index Terms
- A low-power bus design using joint repeater insertion and coding
Recommendations
Edge effect aware low-power crosstalk avoidance technique for 3D integration
AbstractMetal wires and through silicon vias (TSVs) are frequently performance bottlenecks of 3D ICs due to their high capacitive crosstalk which can be reduced using coding techniques. In this work we show that existing TSV crosstalk ...
Highlights- This work presents the first edge effect aware TSV crosstalk avoidance technique.
An analysis of interconnect delay minimization by low-voltage repeater insertion
The effect of voltage-scaling on interconnect delay minimization by CMOS-repeater insertion is analyzed. Analytical models are developed to calculate the optimum number of repeaters as function of CMOS supply voltage. The analytically obtained results ...
Efficient interconnect design with novel repeater insertion for low power applications
Length of interconnect and number of repeaters are increasing with the advancement in VLSI Technology. Requirement of repeaters is increasing as the length of interconnect is increasing. The power delay product and frequency of operation plays ...
Comments