M. Baleani
ABSTRACT
Model-based design is an important approach for embedded software. The method starts from a mathematical representation of the design problem and derives the software implementation from this representation. The model that has had most success especially for control dominated application is synchronous reactive. While this model simplifies the way of dealing with concurrency by decoupling functional and timing aspects, when implemented, it may be inefficient since the synchronous assumption implies constraints that are stronger than needed. We present in this paper a method for improving the efficiency of the software design process, by relaxing computation constraints, while preserving the synchronous computation semantics, with the introduction of a particular inter-task communication mechanism. We show how this mechanism can be implemented on single processor, multi processor and distributed implementation platforms.
- Integrating model-based design and preemptive scheduling in mixed time and event-triggered systems. Technical Report TR-2004-12, Verimag Technical Report, 2004.Google Scholar
- A. Benveniste et al. Special section on another look at real-time programming. Proceedings of the IEEE, 79(9):1270--1336, sep 1991.Google ScholarCross Ref
- A. Benveniste, B. Caillaud, L. Carloni, P. Caspi, and A. Sangivanni-Vincentelli. Heterogeneous reactive systems modeling: capturing causality and the correctness of loosely time-triggered architecture (LTTA). In Proceeding of EMSOFT, sep 2004. Google ScholarDigital Library
- C. Carloni, K. McMillan, and A. Sangiovanni-Vincentelli. The theory of latency-insensitive design. IEEE Transactions on Computer-Aided Design of Integrated Circtuits and Systems, 20(9):1059--1076, sep 2001. Google ScholarDigital Library
- H. Kopetz and G. Bauer. The time-triggered architecture. Proceedings of the IEEE, 91(1):112--126, jan 2003.Google ScholarCross Ref
- D. Potop-Butucaru, B. Caillaud, and P. Le Guernic. Concurrency in synchronous systems. In Proceeding of ACSD, 2004. Google ScholarDigital Library
- N. Scaife and P. Caspi. Integrating model-based design and preemptive scheduling in mixed time- and event-triggered systems. In Proceedings of Euromicro Conference on Real-Time Systems (ECRTS'04), 2004. Google ScholarDigital Library
Index Terms
- Efficient embedded software design with synchronous models
Recommendations
Multiclock Esterel: A Reactive Framework for Asynchronous Design
IPDPS '00: Proceedings of the 14th International Symposium on Parallel and Distributed ProcessingIn this paper, we propose a new paradigm called the Multiclock-Esterel based on the synchronous reactive language of Esterel used for reactive systems/synchronous circuit design. We show that the Multiclock Esterel paradigm provides a general framework ...
Semantics-Preserving Design of Embedded Control Software from Synchronous Models
The design of embedded controllers is experiencing a growth in complexity as embedded systems increase their functionality while they become ubiquitous in electronic appliances, cars, airplanes, etc. As requirements become more challenging, mathematical ...
From Concurrent Multi-clock Programs to Deterministic Asynchronous Implementations
Application of Concurrency to System Design, the Eighth Special IssueWe propose a general method to characterize and synthesize correctness-preserving asynchronous wrappers for synchronous processes on a globally asynchronous locally synchronous (GALS) architecture. While a synchronous process may rely on the absence of ...
Reviews
Suyash Sinha
An inter-task communication mechanism for improving the efficiency of model-based software designs by relaxing some unnecessary computational constraints imposed by synchronous assumption is proposed in this paper. In particular, the proposal is a generalization of an inter-task communication mechanism explored earlier by Scaife and Caspi [1]. The efficiency gain essentially comes from deferring certain block computations as long as the deadlines for system timing specification are met. To model this de-synchronization, the authors make use of tagging functions for signals and triggering events. As such, the authors contend that the synchronous model can be correctly implemented by implementing buffers on signals, tagging functions, and ensuring producer-consumer precedence constraints. The authors derive formulae for sizing the communication buffers. Then, they discuss implementations for uniprocessor, multiprocessor, and distributed systems. The single processor implementation uses a shared circular buffer with producer and consumer write and read pointers updated by tagging functions at producer and consumer ends, with the caveat that all tagging operations must execute atomically. When the producer and consumers are scheduled on different processors, a locking mechanism needs to be used, which, in turn, could lead to execution order violation. The authors discuss a way to avoid such inversion. Distributed systems have yet another issue of synchronizing clocks across nodes, which is discussed in the paper. The authors could have included more detail about practical efficiency gains using this method by providing a real application example. It might be especially interesting in cases of multiprocessor and distributed system implementations, where lock contentions and clock synchronization protocols might cause significant overheads. Perhaps these issues will be discussed in a future paper. Online Computing Reviews Service
Access critical reviews of Computing literature here
Become a reviewer for Computing Reviews.
Comments