Miron Abramovici
ABSTRACT
In this paper we present a Design-for-Debug (DFD) reconfigurable infrastructure for SoCs to support at-speed in-system functional debug. A distributed reconfigurable fabric inserted at RTL provides a debug platform that can be configured and operated post-silicon via the JTAG port. The platform can be repeatedly reused to configure many debug structures such as assertions checkers, transaction identifiers, triggers, and event counters.
- A. Berent. Debugging Techniques for Embedded Systems using Real-Time Software Trace. http://www.arm.com/pdfs/CoresightWhitepaper.pdfGoogle Scholar
- J. Bower, O. Mencer, W. Luck, and M. Abramovici. An SoC with Reconfigurable Debug Infrastructure. Proceedings of COOL Chips IX Conf., April 2006Google Scholar
- Collett ASIC/IC Verification Study, 2004 (data for 180nm and 130nm)Google Scholar
- Jiang, W., T. Marwah and D. Bouldin. Enhancing Reliability and Flexibility of a System-on-Chip Using Reconfigurable Logic. Proc. of the Midwest Symp. on Circuits and Systems, Aug. 2005.Google Scholar
- Y. Hsu, B. Tabbara, Y. Chen, and F. Tsai. Advanced Techniques for RTL Debugging. Proc 40th Design Automation Conf., June, 2003. Google ScholarDigital Library
- Y.Hsu. Visibility Enhancement for Silicon Debug. Proc. 43rd Design Automation Conf., July, 2006. Google ScholarDigital Library
- N. Kafafi, K. Bozman, and S.J.E. Wilton. Architectures and Algorithms for Synthesizable Embedded Programmable Logic Cores. Proc. ACM/SIGDA Intn'l. Symp. on FPGAs, Febr. 2003 Google ScholarDigital Library
- R. Leatherman, B. Ableidinger, and N. Stollon. Processor and System Bus On-Chip Instrumentation. Proc. Embedded Systems Conference, April 2003.Google Scholar
- N. Kafafi, K. Bozman, and S.J.E. Wilton. Architectures and Algorithms for Synthesizable Embedded Programmable Logic Cores. Proc. ACM/SIGDA Intn'l. Symp. on FPGAs, Febr. 2003 Google ScholarDigital Library
- B. Vermeulen and S.K. Goel. Design for Debug: Catching Design Errors in Digital Chips. IEEE Design & Test of Computers, May/June 2002 Google ScholarDigital Library
- http://www.accellera.org/activities/ovl/Google Scholar
Index Terms
- A reconfigurable design-for-debug infrastructure for SoCs
Recommendations
A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications
Special edition on the 15th international symposium on FPGAsWe present an architecture for a synthesizable datapath-oriented FPGA core that can be used to provide post-fabrication flexibility to an SoC. Our architecture is optimized for bus-based operations and employs a directional routing architecture, which ...
Silicon debug of a co-processor array for video applications
HLDVT '00: Proceedings of the IEEE International High-Level Validation and Test Workshop (HLDVT'00)For today's multi-million transistor ICs, existing design verification techniques cannot guarantee that first silicon is designed error free. Because of this reality, there is a need for a good debug methodology. This paper describes the application of ...
Interactive Debug of SoCs with Multiple Clocks
Editor's note:Systems with elaborate multiple clock distributions are a necessity, and the authors address the postfabrication debug of such multiclock systems. Solutions, based on the authors' communication-centric debug approach, are presented that ...
Comments