Yan Lin
ABSTRACT
To reduce FPGA power, a linear programming (LP) based time slack allocation algorithm, EdTLC-LP, has been proposed recently for Vdd-programmable interconnects without using Vdd-level converters for mixed wire lengths. However, it takes a long time to solve the LP problem for time slack allocation. In this paper, we develop EdTLC-NW, a slack allocation algorithm based on min-cost network flow to reduce runtime. Compared to single Vdd FPGA with power-gating, EdTLC-LP and EdTLC-NW reduce interconnect power by 52.71% and 52.52%, respectively. EdTLC-NW achieves as good results as EdTLC-LP but runs 8X faster on average. Furthermore, the speedup increases for larger circuits and EdTLC-NW is 20X faster for the largest circuit.
- K. Poon, A. Yan, and S. Wilton, "A flexible power model for FPGAs," in Proc. of 12th International conference on Field-Programmable Logic and Applications, Sep 2002. Google Scholar
Digital Library
- F. Li, D. Chen, L. He, and J. Cong, "Architecture evaluation for power-efficient FPGAs," in Proc. ACM Intl. Symp. Field-Programmable Gate Arrays, Feb 2003. Google ScholarDigital Library
- J. Lamoureux and S. J. Wilton, "On the interaction between power-aware FPGA CAD algorithms," in Proc. Intl. Conf. Computer-Aided Design, pp. 701--708, November 2003. Google ScholarDigital Library
- J. H. Anderson, F. N. Najm, and T. Tuan, "Active leakage power optimization for FPGAs," in Proc. ACM Intl. Symp. Field-Programmable Gate Arrays, Februray 2004. Google ScholarDigital Library
- F. Li, Y. Lin, L. He, and J. Cong, "Low-power FPGA using pre-defined dual-vdd/dual-vt fabrics," in Proc. ACM Intl. Symp. Field-Programmable Gate Arrays, Februray 2004. Google ScholarDigital Library
- F. Li, Y. Lin, and L. He, "FPGA power reduction using configurable dual-vdd," in Proc. Design Automation Conf., June 2004. Google ScholarDigital Library
- A. Gayasen, K. Lee, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and T. Tuan, "A dual-vdd low power FPGA architecture," in Proc. Intl. Conf. Field-Programmable Logic and its Application, August 2004.Google ScholarCross Ref
- Fei Li and Yan Lin and Lei He, "Vdd programmability to reduce FPGA interconnect power," in Proc. Intl. Conf. Computer-Aided Design, November 2004. Google ScholarDigital Library
- Jason H. Anderson and Farid N. Najm, "Low-power programmable routing circuitry for FPGAs," in Proc. Intl. Conf. Computer-Aided Design, November 2004. Google ScholarDigital Library
- Y. Lin and L. He, "Leakage efficient chip-level dual-vdd assignment with time slack allocation for FPGA power reduction," in Proc. Design Automation Conf., June 2005. Google ScholarDigital Library
- Y. Lin, F. Li, and L. He, "Power modeling and architecture evaluation for FPGA with novel circuits for vdd programmability," in Proc. ACM Intl. Symp. Field-Programmable Gate Arrays, Februray 2005. Google ScholarDigital Library
- Yu Hu, Yan Lin, L. He and T. Tuan, "Simultaneous time slack budgeting and retiming for dual-vdd fpga power reduction," in Proc. Design Automation Conf., July 2006. Google ScholarDigital Library
- V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Feb 1999. Google ScholarDigital Library
- S. C. Soheil~Ghiasi, Elaheh~Bozorgzadeh and M. Sarrafzadeh, "A unified theory of timing budget management," in Proc. Intl. Conf. Computer-Aided Design, November 2004. Google ScholarDigital Library
- A. V. Goldberg, "An efficient implentation of a scaling minimum-cost flow algorithm," Journal of Algorithms, vol. 22, pp. 1--29, 1997. Google ScholarDigital Library
- C. L. R. Rivest, T. Cormen, An Introduction to Algorithms. MIT Press, 1990. Google ScholarDigital Library
- S. Yang, "Logic synthesis and optimization benchmarks, version 3.0," tech. rep., Microelectronics Center of North Carolina (MCNC), 1991.Google Scholar
- D. Lewis and et al, "The stratix routing and logic architecture," in Proc. ACM Intl. Symp. Field-Programmable Gate Arrays, Feb 2003. Google ScholarDigital Library
- M Berkelaar, lp-solver: a public domain (MI)LP solver. ftp://ftp.ics.ele.tue.nl/pub/lp_solve/.Google Scholar
- "Xilinx product datasheets," in http://www.xilinx.com/literature.Google Scholar
Index Terms
- An efficient chip-level time slack allocation algorithm for Dual-Vdd FPGA power reduction
Recommendations
Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceField programmable dual-Vdd interconnects are effective to reduce FPGA power.Assuming uniform length interconnects,existing work has developed time slack budgeting to minimize power based on estimating the lower bound of power reduction using dual-Vdd ...
Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming
Field programmable dual-Vdd interconnects are effective in reducing FPGA power. We formulate the dual-Vdd-aware slack budgeting problem as a linear program (LP) and a min-cost network flow problem, respectively. Both algorithms reduce interconnect power ...
Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction
DAC '05: Proceedings of the 42nd annual Design Automation ConferenceTo reduce power, Vdd programmability has been proposed recently to select Vdd-level for interconnects and to powergate unused interconnects. However, Vdd-level converters used in the Vdd-programmable method consume a large amount of leakage. In this ...
Comments