Jia Wang
ABSTRACT
Nanoscale crossbars built from nanowires can form high density memories and programmable logic devices. To integrate such nanoscale devices with CMOS circuits, nanowire decoders were invented. Due to the stochastic nature of the nanoscale fabrication, the decoder addresses that address the nanowires selectively must be generated after fabrication. In this paper, we develop a mathematical model of the nanowire decoders for the generation of the proper addresses. Assuming a simple testing approach calledon-off measurement, we prove that the maximum number of the proper addresses can be generated in finite time. We design the algorithms to generate the required number of the proper addresses. Experimental results confirm the efficiency of our algorithms.
- R.S. Williams and P.J. Kuekes. Demultiplexer for a molecular wire crossbar network. US Patent Number 6,256,767, 2001.Google Scholar
- Y. Luo, J. EGreen, R. Beckman, E. Johnston-Halperin, and J.R. Heath. Bridging dimensions: Demultiplexing ultrahigh-density nanowire circuits. Science, 310:465--468, 2005.Google ScholarCross Ref
- E.W. Wong, Y. Luo, K. Beverly, J. Sampaio, F. Raymo, J.F. Stoddart, C.P. Collier, G. Mattersteig, and J.R. Heath. A {2}catenate-based solid state electronically reconfigurable switch. Science, 290:1172--1175, 2000.Google Scholar
- A. DeHon and M.J. Wilson. Nanowire-based sublithographic programmable logic arrays. In Intl. Symp. on FPGA, pages 123--132, 2004. Google ScholarDigital Library
- M. Mishra and S.C. Goldstein. Defect tolerance at the end of the roadmap. In International Test Conference, pages 1201--1210, 2003.Google ScholarCross Ref
- E. Rachlin and J.E. Savage. Nanowire addressing with randomized--contact decoders. In ICCAD, pages 735--742, 2006. Google ScholarDigital Library
- Y. Chen, T. Hogg, and P.J. Kuekes. Assembling nanoscale circuits with randomized connections. IEEE Trans. on Nanotechnology, 5(2):110--122, 2006. Google ScholarDigital Library
Index Terms
- Address generation for nanowire decoders
Recommendations
High-Performance Twin Silicon Nanowire MOSFET (TSNWFET) on Bulk Si Wafer
A gate-all-around (GAA) twin silicon nanowire MOSFET (TSNWFET) with 5-nm-radius channels on a bulk Si wafer is successfully fabricated to achieve extremely high-drive currents of 2.37 mA/ mum for n-channel and 1.30 mA/ mum for p-channel TSNWFETs with ...
Investigation of Sub-10-nm Diameter, Gate-All-Around Nanowire Field-Effect Transistors for Electrostatic Discharge Applications
Electrostatic discharge (ESD) robustness of a promising nanoscaled device, the gate-all-around nanowire field-effect transistor (NW FET), was characterized for the first time using the transmission-line pulsing technique. The effects of gate length, ...
Investigation of electrical characteristics on surrounding-gate and omega-shaped-gate nanowire FinFETs
In this paper, electrical characteristics of small nanowire fin field-effect transistor (FinFET) are investigated by using a three-dimensional quantum correction simulation. Taking several important electrical characteristics as evaluation criteria, two ...
Comments