A. Fazzi
ABSTRACT
Capacitive interconnections are very promising structures for high-speed and low-power signaling in 3D packages. Since the performance of AC links, in terms of Band-Width and Bit-Error-Rate (BER), depends on assembly and synchronization accuracy we performed a statistical analysis of assembly procedures and communication circuits. In this paper we present a yield prediction methodology for 3D capacitive links: starting from the analysis of communication circuits and BER measurements, we analyze stacking variability in order to predict reliability and performance. The proposed parametric yield analysis is demonstrated on a test-case, with constrained inter-electrode coupling and operating frequency.
- Fazzi, A. et al. "A 0.14mW/Gbps High-Density Capacitive Interface for 3D System Integration". In CICC 2005, pp.101--104, September 2005.Google Scholar
- Charlet, B. et al. "Chip-to-Chip Interconnections Based on the Wireless Capacitive Coupling for 3D Integration", In MAM 2006, March 2006.Google Scholar
- Luo, L. et al. "3Gb/s AC-Coupled Chip-to-Chip Communication using Low-Swing Pulse Receiver". In ISSCC 2005, pp.522--523, February 2005.Google Scholar
- Miura, N. et al. "Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect". In IEEE J. Solid-State Circuits Volume 40, Issue 4, pp.829--837, April 2005.Google ScholarCross Ref
- Jian Xu et al. "2.8 Gb/s inductively coupled interconnect for 3D ICs". In Symposium on VLSI Circuits 2005, pp.352--355, June 2005.Google Scholar
- Kanda, K. et al. "1.27Gb/s/pin 3mW/pin wireless superconnect (WSC) interface scheme". In ISSCC 2003, pp.186--187, February 2003.Google Scholar
- Drost, R. et al. "Proximity communication". In IEEE J. Solid-State Circuits, Volume 39, Issue 9, pp.1529--1535, September 2004.Google ScholarCross Ref
- Visweswariah, C. "Death, taxes and failing chips". In DAC 2003 pp.343--347, June 2003. Google ScholarDigital Library
- Ashish Srivastava et al. "Accurate and Efficient Gate-Level Parametric Yield Estimation Considering Correlated Variations in Leakage Power and Performance". In DAC 2005 pp.535--540, June 2005. Google ScholarDigital Library
- Hongliang Chang et al. "Statistical Timing Analysis Considering Spatial Correlations Using a Single Pert-Like Traversal". In ICCAD 2003 pp.621--625, June 2005. Google ScholarDigital Library
- W. R. Davis et al. "Demystifying 3D ICs: The Pros and Cons of Going Vertical". In Design & Test of Computers, IEEE Volume 22, Issue 6, pp.496--510, June 2005. Google ScholarDigital Library
- K. Banerjee et al. "3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration"., In Proceedings of the IEEE, 89(5):602--633, May 2001.Google ScholarCross Ref
- S. J. Souri et al. "Multiple Si layer ICs: motivation, performance analysis, and design implications". In Proc. of the Design Automation Conference, pp.213--220, June 2000. Google ScholarDigital Library
- K. Bernstein et al. "Design and CAD challenges in sub-90nm CMOS technologies". In Intl. Conf. on Computer Aided Design pp.129--136, November 2003. Google ScholarDigital Library
- www.mathworks.comGoogle Scholar
- www.comsol.comGoogle Scholar
Index Terms
- Yield prediction for 3D capacitive interconnections
Recommendations
Statistical Peak Temperature Prediction and Thermal Yield Improvement for 3D Chip Multiprocessors
Thermal issues have become critical roadblocks for achieving highly reliable three-dimensional (3D) integrated circuits (ICs). The presence of process variations further exacerbates these problems. In this article, we propose techniques for the ...
Analytical yield prediction considering leakage/performance correlation
In addition to traditional constraints on frequency, leakage current has emerged as a stringent constraint in modern processor designs. Since leakage current exhibits a strong inverse correlation with circuit delay, effective parametric yield prediction ...
Parametric yield management for 3D ICs: Models and strategies for improvement
Three-Dimensional (3D) Integrated Circuits (ICs) that integrate die with Through-Silicon Vias (TSVs) promise to continue system and functionality scaling beyond the traditional geometric 2D device scaling. 3D integration also improves the performance of ...
Comments