Dwight D. Hill
- 1.R. K. Brayton, G. D. Hachtel, C. T. McMullen, and A. L. Sangiovanni-Vincentelli. Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers, 1984. Google Scholar
Digital Library
- 2.S. Brown, J. Rose, and Z. Vranesic. A detailed router for field-programmable gate arrays. Proc ICCAD, pages 382- 385, Nov. 1990.Google ScholarCross Ref
- 3.R. Francis, J. Rose, and K. Chung. Chortle: A technology mapping program for lookup table-based field programmable gate arrays. Proc. Design Automation Conference, pages 613-691, 1990. Google ScholarDigital Library
- 4.J. Greene, V. Roychowdhury, S. Kaptanoglu, and A. E1Gareal. Segmented channel routing. Proc DAC, pages 567-572, June 1990. Google ScholarDigital Library
- 5.D. Hill and D. Cassiday. Preliminary description of tabula rasa: An electrically reconfigurable hardware engine. International Conference on Computer and Design, 1990.Google ScholarCross Ref
- 6.D. Hill, D. Shugard, J. Fishburn, and K. Keutzer. Algorithms and Techniques for VLSI Layout Synthesis. Kluwer Academic Publishers, 1984. Google ScholarDigital Library
- 7.MCNC and U. of California, Berkeley. Logic Synthesis and Optimization Benchmarks User Guide, Version 3.0. MCNC, 1991.Google Scholar
- 8.J. Rose and S. Brown. Flexibility of interconnection structures in field-programmable gate arrays. IEEE Journal of Solid State Circuits, 26(3):277-282, March 1990.Google ScholarCross Ref
- 9.N. Woo. A heuristic method for fpga technology mapping based on edge visibility. Proceedings of DAC, I991. Google ScholarDigital Library
- 10.Xilinx Corporation. Xilinx Programmable Gate Array User's Guide. Xilinx, 1988.Google Scholar
- 11.Xilinx Corporation. Technical Data Book: XC 4000 Logic Cell Array Family. Xilinx, 1990.Google Scholar
Index Terms
- A CAD system for the design of field programmable gate arrays
Comments