Mark Thompson
ABSTRACT
In this paper, we present the Daedalus framework, which allows for traversing the path from sequential application specification to a working MP-SoC prototype in FPGA technology with the (parallelized) application mapped onto it in only a matter of hours. During this traversal, which offers a high degree of automation, guidance is provided by Daedalus' integrated system-level design space exploration environment. We show that Daedalus offers remarkable potentials for quickly experimenting with different MP-SoC architectures and exploring system-level design options during the very early stages of design. Using a case study with a Motion-JPEG encoder application, we illustrate Daedalus' design steps and demonstrate its efficiency.
- A. Cassidy, J. Paul, and D. Thomas. Layered, multi-threaded, high-level performance design. In Proc. of the Design, Automation and Test in Europe, March 2003. Google Scholar
Digital Library
- D. Lyonnard et al. Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip. In Proc. of the Design Automation Conference (DAC'2001), June 18-22 2001. Google ScholarDigital Library
- F. Balarin et al. Metropolis: An integrated electronic system design environment. IEEE Computer, 36(4), April 2003. Google ScholarDigital Library
- A. Gerstlauer and D. Gajski. System-level abstraction semantics. In Proc. 15th Int. Symposium on System Synthesis (ISSS'02), pages 231--236, Oct. 2-4 2002. Google ScholarDigital Library
- C. A. R. Hoare. Communicating sequential processes. Communications of the ACM, 21(8), August 1978. Google ScholarDigital Library
- A. A. Jerraya, A. Bouchhima, and F. Pétrot. Programming models and hw-sw interfaces abstraction for multi-processor SoC. In Proc. of the Design Automation Conference (DAC), pages 280--285, 2006. Google ScholarDigital Library
- K. Keutzer et al. System level design: Orthogonalization of concerns and platform-based design. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 19(12), Dec. 2000. Google ScholarDigital Library
- G. Kahn. The semantics of a simple language for parallel programming. In Proc. of the IFIP Congress 74, 1974.Google Scholar
- M. J. Rutten et al. A Heterogeneous Multiprocessor Architecture for Flexible Media Processing. IEEE Design & Test of Computers, 19(4), 2002. Google ScholarDigital Library
- G. Martin. Overview of the MPSoC Design Challenge. In Proc. Design Automation Conference (DAC), San Francisco, USA, July 24-28 2006. Google ScholarDigital Library
- A. Mihal and K. Keutzer. Mapping concurrent applications onto architectural platforms. In A. Jantsch and H. Tenhunen, editors, Networks on Chips, pages 39--59. Kluwer Academic Publishers, 2003. Google ScholarDigital Library
- S. Mohanty and V. K. Prasanna. Rapid system-level performance evaluation and optimization for application mapping onto SoC architectures. In Proc. of the IEEE International ASIC/SOC Conference, 2002.Google ScholarCross Ref
- H. Nikolov, T. Stefanov, and E. Deprettere. Multi-processor system design with ESPAM. In Proc. of the Int. Conf. on HW/SW Codesign and System Synthesis (CODES-ISSS'06), pages 211--216, Oct. 2006. Google ScholarDigital Library
- P. G. Paulin et al. Parallel Programming Models for a Multiprocessor SoC Platform Applied to Networking and Multimedia. IEEE Trans. on VLSI Systems, 14(7), 2006. Google ScholarDigital Library
- A. D. Pimentel, C. Erbas, and S. Polstra. A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers, 55(2):99--112, 2006. Google ScholarDigital Library
- A. D. Pimentel, M. Thompson, S. Polstra, and C. Erbas. On the calibration of abstract performance models for system-level design space exploration. In Proc. of the Int. Conf. on Embedded Computer Systems: Architectures, MOdeling, and Simulation (IC-SAMOS), pages 71--77, 2006.Google ScholarCross Ref
- T. Stefanov, B. Kienhuis, and E. F. Deprettere. Algorithmic transformation techniques for efficient exploration of alternative application instances. In Proc. of the Int. Symposium on Hardware/Software Codesign (CODES), pages 7--12, May 2002. Google ScholarDigital Library
- T. Kangas et al. UML-based multi-processor SoC design framework. ACM Trans. on Embedded Computing Systems, 5(2):281--320, May 2006. Google ScholarDigital Library
- T. Kogel et al. Virtual architecture mapping: A SystemC based methodology for architectural exploration of system-on-chip designs. In Proc. of the Int. workshop on Systems, Architectures, Modeling and Simulation (SAMOS), pages 138--148, 2003.Google Scholar
- T. Stefanov et al. System design using Kahn process networks: The Compaan/Laura approach. In Proc. of the Int. Conference on Design, Automation and Test in Europe (DATE), pages 340--345, Feb. 2004. Google ScholarDigital Library
- S. Verdoolaege, H. Nikolov, and T. Stefanov. PN: a tool for improved derivation of process networks. EURASIP Journal on Embedded Systems, 2007. Google ScholarDigital Library
Index Terms
- A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs
Recommendations
Daedalus: toward composable multimedia MP-SoC design
DAC '08: Proceedings of the 45th annual Design Automation ConferenceDaedalus is a system-level design flow for the design of multiprocessor system-on-chip (MP-SoC) based embedded multimedia systems. It offers a fully integrated tool-flow in which design space exploration (DSE), system-level synthesis, application ...
A comprehensive estimation technique for high-level synthesis
ISSS '95: Proceedings of the 8th international symposium on System synthesisAbstract: We present an integrated approach aimed at predicting layout area needed to implement a behavioral description for a given performance goal. Our approach is novel because: (1) it accounts for all types of RT level components (FUs, buses, ...
Learning from the Past: Efficient High-level Synthesis Design Space Exploration for FPGAs
The quest to democratize the use of Field-Programmable Gate Arrays (FPGAs) has given High-Level Synthesis (HLS) the final push to be widely accepted with FPGA vendors strongly supporting this VLSI design methodology to expand the FPGA user base. HLS takes ...
Comments