Gabriel Falcão
Leonel Sousa
ABSTRACT
Low-Density Parity-Check (LDPC) codes are powerful error correcting codes (ECC). They have recently been adopted by several data communication standards such as DVB-S2 and WiMax. LDPCs are represented by bipartite graphs, also called Tanner graphs, and their decoding demands very intensive computation. For that reason, VLSI dedicated architectures have been investigated and developed over the last few years. This paper proposes a new approach for LDPC decoding on graphics processing units (GPUs). Efficient data structures and an new algorithm are proposed to represent the Tanner graph and to perform LDPC decoding according to the stream-based computing model. GPUs were programmed to efficiently implement the proposed algorithms by applying data-parallel intensive computing. Experimental results show that GPUs perform LDPC decoding nearly three orders of magnitude faster than modern CPUs. Moreover, they lead to the conclusion that GPUs with their tremendous processing power can be considered as a consistent alternative to state-of-the-art hardware LDPC decoders.
- R. G. Gallager. Low-density parity-check codes. IRE Transactions on Information Theory, 8(1):21-28, January 1962.Google Scholar
Cross Ref
- D. J. C. Mackay and R. M. Neal. Near Shannon limit performance of low density parity check codes. IEE Electronics Letters, 32(18):1645--1646, August 1996.Google ScholarCross Ref
- T. Zhang and K. Parhi. Joint (3,k)-regular LDPC code and decoder/encoder design. IEEE Transactions on Signal Processing,52(4):1065--1079, April 2004. Google ScholarDigital Library
- F. Kienle, T. Brack, and N. Wehn. A Synthesizable IP Core for DVBS2 LDPC Code Decoding. In Design, Automation and Test in Europe (DATE'05), pages 100--105, Munich, Germany, 2005. Google ScholarDigital Library
- J. Dielissen, A. Hekstra, and V. Berg. Low cost LDPC decoder for DVB-S2. In Design, Automation and Test in Europe: Designers' forum (DATE'06), pages 1--6, Munich, Germany, March 2006. Google ScholarDigital Library
- G. Falcão, M. Gomes, J. Gonçalves, P. Faia, and V. Silva. HDL library of processing units for an automatic LDPC decoder design. In IEEE PhD. Research in Microelectronics and Electronics (PRIME), pages 349--352, Italy, June 2006.Google ScholarCross Ref
- M. Gomes, G. Falcão, V. Silva, V. Ferreira, A. Sengo, and M. Falcão. Flexible Parallel Architecture for DVB-S2 LDPC Decoders. In IEEE Globecom 2007, November 2007.Google ScholarCross Ref
- Digital video broadcasting (DVB); second generation framing structure, channel coding and modulation systems for broadcasting, interactive services, news gathering and other broad-band satellite applications. EN 302 307 V1. 1.1, European Telecommunications Standards Institute (ETSI), 2005.Google Scholar
- R. Tanner. A recursive approach to low complexity codes. IEEE Transactions on Information Theory, IT-27(5):533--547, September 1981.Google ScholarDigital Library
- URL - http://www.nvidia.com/page/geforce 8800.html.Google Scholar
- J. D. Owens, D. Luebke, N. Govindaraju, M. Harris, J. Kruger, A. E. Lefohn, and T. J. Purcell. A survey of general-purpose computation on graphics hardware. Computer Graphics Forum, 26(1):80--113, March 2007.Google ScholarCross Ref
- I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, and P. Hanrahan. Brook for GPUs: stream computing on graphics hardware. ACM Trans. Graph., 23(3):777--786, May 2004. Google ScholarDigital Library
- Ka-Ling Fok, Tien-Tsin Wong, and Man-Leung Wong. Evolutionary Computing on Consumer Graphics Hardware. IEEE Intelligent Systems, 22(2):69--78, March/April 2007. Google ScholarDigital Library
- Guobin Shen, Guang-Ping Gao, Shipeng Li, Heung-Yeung Shum, and Ya-Qin Zhang. Accelerate Video Decoding With Generic GPU. IEEE Transactions on Circuits and Systems for Video Technology, 15(5):685--693, May 2005. Google ScholarDigital Library
- Jeff Bolz, Ian Farmer, Eitan Grinspun, and Peter Schroder. Sparse Matrix Solvers on the GPU: Conjugate Gradients and Multigrid. ACM Transactions on Graphics, 22(3):917--924, July 2003. Google ScholarDigital Library
- Manuel Ujaldon and Joel Saltz. The GPU on irregular computing: Performance issues and contributions. In Ninth International Conference on Computer Aided Design and Computer Graphics (CAD/CG 2005), December 2005. Google ScholarDigital Library
- Alan Brunton, Chang Shu, and Gerhard Roth. Belief Propagation on the GPU for Stereo Vision. In The 3rd Canadian Conference on Computer Robot Vision, pages 76--82, June 2006. Google ScholarDigital Library
- N. Goodnight, R. Wang, and G. Humphreys. Computation on Programmable Graphics Hardware. IEEE Computer Graphics and Applications, 25(5):12-15, September/October 2005. Google ScholarDigital Library
- URL - http://developer.nvidia.com/object/cuda.html.Google Scholar
- Li Ping and W.K. Leung. Decoding Low Density Parity Check Codes with Finite Quantization Bits. IEEE Communications Letters, 4(2):62--64, February 2000.Google ScholarCross Ref
- S. Lin and D. J. Costello. Error Control Coding. Prentice Hall, second edition, 2004. Google ScholarDigital Library
- S. Yamagiwa and L. Sousa. Caravela: A Novel Stream-Based Distributed Computing Environment. IEEE Computer, 40(5):76--83, May 2007. Google ScholarDigital Library
- G. Falcão, V. Silva, M. Gomes, and L. Sousa. Edge Stream Oriented LDPC Decoding. In 16th Euromicro International Conference on Parallel, Distributed and network-based Processing (PDP), France, February 2008. Google ScholarDigital Library
Index Terms
- Massive parallel LDPC decoding on GPU
Recommendations
How GPUs can outperform ASICs for fast LDPC decoding
ICS '09: Proceedings of the 23rd international conference on SupercomputingDue to huge computational requirements, powerful Low-Density Parity-Check (LDPC) error correcting codes, discovered in the early 1960s, have only recently been adopted by emerging communication standards. LDPC decoders are supported by VLSI technology, ...
Massively LDPC Decoding on Multicore Architectures
Unlike usual VLSI approaches necessary for the computation of intensive Low-Density Parity-Check (LDPC) code decoders, this paper presents flexible software-based LDPC decoders. Algorithms and data structures suitable for parallel computing are proposed ...
GPU Accelerated Belief Propagation Decoding of Non-Binary LDPC Codes with Parallel and Sequential Scheduling
Low-Density Parity-Check (LDPC) codes are very powerful channel coding schemes with a broad range of applications. The existence of low complexity (i.e., linear time) iterative message passing decoders with close to optimum error correction performance ...
Comments