skip to main content
10.1145/1353610.1353616acmconferencesArticle/Chapter ViewAbstractPublication PagesslipConference Proceedingsconference-collections
research-article

Revisiting fidelity: a case of elmore-based Y-routing trees

Published:05 April 2008Publication History

ABSTRACT

The dominance of interconnect delay in VLSI circuit design is well-known. Construction of routing trees in recent times has to take care of the timing issues for faster design convergence. Thus there is immense scope of research in design and performance of interconnects. Our current work encompasses two aspects of this research. On one hand, we consider the construction of cost-effective global routing trees with the recently introduced Y-interconnects, and on the other hand, we utilize this framework for verifying the supremacy of the Elmore delay estimate for its high fidelity. In order to ensure accurate computation of fidelity, (i) we propose new statistically proven formulae for fidelity, and (ii) compute the fidelity values based on delay estimates for optimal and near-optimal trees. Our experiments on several randomly generated problem instances and benchmarks confirm once again the supremacy of fidelity of Elmore delay over that of linear delay.

References

  1. X Initiative Homepage. http://www.xinitiative.org/, 2003.Google ScholarGoogle Scholar
  2. C. Chu A. I. Abou-Seido, B. Nowak. Fitted elmore delay: A simple and accurate interconnect delay model. IEEE Transactions on VLSI, 12(7):691 -- 696, July 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Karl V Bury. Statistical Models in Applied Science. J. Wiley & Sons, Inc., 1989.Google ScholarGoogle Scholar
  4. J. Cong and L. He. Optimal wiresizing for interconnects with multiple sources. ACM Transactions on Design Automation of Electronic Systems, pages 478--511, October 1996. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Chris S. Coulston. Constructing exact octagonal steiner minimal tree. In Proceedings of the Great Lakes Symposium on VLSI, pages 1--6, April 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Parthasarathi Dasgupta. Revisiting vlsi interconnects in deep sub-micron: Some open questions. In Proceedings of the IEEE 18th International Conference on VLSI Design, pages 81--86, January 2005. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. M. D. Rostoker et al. Hexagonal architecture. U.S. Patent, No. US6407434B1, June 2002.Google ScholarGoogle Scholar
  8. Joseph L Ganley. Accuracy and fidelity of fast net length estimates. Integration, the VLSI Journal, 23:151 -- 155, 1997. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-completeness. W. H. Freeman & Co., San Francisco, 1979. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. A. B. Kahng I. Mandoiu Q. Wang H. Chen, Chung-Kuan Cheng and Bo Yao. The y-architecture for on-chip interconnect: Analysis and methodology. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005.Google ScholarGoogle Scholar
  11. F Zhou Chung-Kuan Cheng H Chen, B Yao. The y-architecture: Yet another on-chip interconnect solution. In Proceedings of the Asia-South Pacific Design Automation Conference, pages 840--846, 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. M Hanan. On steiner's problem with rectilinear distance. SIAM Journal of Applied Mathematics, 14(2):255--265, 1966.Google ScholarGoogle ScholarCross RefCross Ref
  13. C. Koh J. Cong, L. He and P. Madden. Performance optimization of vlsi interconnect layout. Integration, the VLSI Journal, 21:1 -- 94, 1996. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. P. Penfield J. Rubinstein and M. A. Horowitz. Signal delay in rc tree networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2(3):202--211, July 1983.Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. B A McCoy K D Boese, A B Kahng and G Robins. Fidelity and near-optimality of elmore-based routing constructions. In Proceedings of the IEEE International Conference on Computer Design, pages 81--84, October 1993.Google ScholarGoogle ScholarCross RefCross Ref
  16. A. B. Kahng and B. Liu. Q-tree: A new iterative improvement approach for buffered interconnect optimization. In Proceedings of the IEEE Comp. Soc. Annual Symp. On VLSI, pages 183--188, February 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Bernard A. McCoy Kenneth D. Boese, Andrew B. Kahng and Gabriel Robins. Near - optimal critical sink routing tree constructions. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 14(12):1417--1436, December 1995. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. S. Kotz and N L Johnson. Encyclopedia of Statistical Sciences. J. Wiley & Sons, Inc., 1981.Google ScholarGoogle Scholar
  19. D. T. Lee and C. F. Shen. The steiner minimal tree problem in λ-geometry plane. In International Symposium on Algorithms and Computation, pages 247--255, 1996. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. E Lodi. Routing multiterminal nets in a diagonal model. In Proceedings of the Conference on Information Sciences and Systems, pages 899--902. Dept of EE, Princeton University, 1988.Google ScholarGoogle Scholar
  21. J. F. Weng M. Brazil, D. A. Thomas and M. Zachariasen. Canonical forms and algorithms for steiner trees in uniform orientation metrics. Algorithmica, Technical Report, pages 2--22, 2002.Google ScholarGoogle Scholar
  22. James Meindl. Tyranny of interconnects. In Proceedings of the International Symp. on Physical Design, pages 18--21, April 2004.Google ScholarGoogle Scholar
  23. M.G.Kendall. Rank correlation methods. Charles Griffin, London, 1970.Google ScholarGoogle Scholar
  24. T. Jing X-L Hong Q. Zhu, H. Zhou and Y. Yang. Spanning graph-based nonrectilinear steiner tree algorithms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(7):1066--1074, 2005. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. H. Rahaman T. Samanta, P. Ghosal and P. Dasgupta. A heuristic method for constructing hexagonal steiner minimal trees for routing in vlsi. In Proceedings of the International Symposium on Circuits & Systems, pages 1788--1791, 2006.Google ScholarGoogle ScholarCross RefCross Ref
  26. S Teig. The X architecture: Not your father's diagonal wiring. In Proceedings of the ACM International Workshop on System-Level Interconnect Prediction, pages 33--37, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. A. Thurber and G. Xue. Computing hexagonal steiner trees using pcs. In IEEE International Conference on Electronics, Circuits & Systems, pages 381--384, 1999.Google ScholarGoogle Scholar

Index Terms

  1. Revisiting fidelity: a case of elmore-based Y-routing trees

            Recommendations

            Comments

            Login options

            Check if you have access through your login credentials or your institution to get full access on this article.

            Sign in
            • Published in

              cover image ACM Conferences
              SLIP '08: Proceedings of the 2008 international workshop on System level interconnect prediction
              April 2008
              104 pages
              ISBN:9781595939180
              DOI:10.1145/1353610

              Copyright © 2008 ACM

              Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

              Publisher

              Association for Computing Machinery

              New York, NY, United States

              Publication History

              • Published: 5 April 2008

              Permissions

              Request permissions about this article.

              Request Permissions

              Check for updates

              Qualifiers

              • research-article

              Acceptance Rates

              Overall Acceptance Rate6of8submissions,75%

            PDF Format

            View or Download as a PDF file.

            PDF

            eReader

            View online with eReader.

            eReader