Hamed Abrishami
Massoud Pedram
ABSTRACT
With the scaling down of the CMOS technologies, Negative Bias Temperature Instability (NBTI) has become a major concern due to its impact on PMOS transistor aging process and the corresponding reduction in the long-term reliability of CMOS circuits. This paper investigates the effect of NBTI phenomenon on the setup and hold times of flip-flops. First, it is shown that NBTI tightens the setup and hold timing constraints imposed on the flip-flops in the design. Second, different types of flip-flops exhibit different levels of susceptibility to NBTI-induced change in their setup/hold time values. Finally, an NBTI-aware transistor sizing technique can minimize the NBTI effect on timing characteristics of the flip-flops.
- B.C. Paul, K. Kang, H. Kuflouglu, M. A. Alam and K. Roy, "Impact of NBTI on the temporal performance degradation of digital circuits," Electron Device Letter, vol. 26, no. 8, pp. 560--562, Aug. 2005.Google Scholar
Cross Ref
- D.K. Schroder and J.A. Babock "Negative bias Temprature instability: Road to Cross in Deep Submicron Silicon Semiconductor Manufacturing," J. of Applied Physics, 2003.Google ScholarCross Ref
- International technology roadmap for semiconductors. Semiconductor Industry Association, 2005, http://www.itrs.net/Google Scholar
- E. Salman, A. Dasdan, F. Taraporevala, K. Kucukcakar, and E.G. Friedman, "Exploiting setup---hold--time interdependence in static timing analysis," Transaction on Computer--Aided Design of Integrated Circuits and Systems, vol. 26, no. 6, Jun. 2007. Google ScholarDigital Library
- B.C. Paul, K. Kang, H. Kufluoglu, M. A. Alam, and K. Roy," Negative bias temperature instability: estimation and design for improved reliability of nanoscale circuits," Transaction on Computer--Aided Design of Integrated Circuits and Systems, vol. 26, No. 4, pp. 743--751, Apr. 2007. Google ScholarDigital Library
- S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao, and S. Vrudhula, "Peridictive modeling of the NBTI effect for reliable design," Custom Integrated Circuits Conference, 2006.Google Scholar
- S. Srivastava and J. Roychowdhury, "Rapid and accurate latch characterization via direct Newton solution of setup/hold times," Design, Automation, and Test in Europe Conference, 2007. Google ScholarDigital Library
- S. Srivastava and J. Roychowdhury, "Interdependent latch setup/hold time characterization via Euler--Newton curve tracing on state--transition equations," Design Automation Conference, 2007. Google ScholarDigital Library
- S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, "Impact of NBTI on SRAM read stability and design for reliability," International Symposium on Quality Electronic Design, 2006. Google ScholarDigital Library
- W. Wang,S. Yang, S. Bhardwaj, R. Vattikonda, S. Vrudhula, F. Liu, and Y. Cao, "The impact of NBTI on the performance of combinational and sequential circuits," Design Automation Conference, 2007. Google ScholarDigital Library
- R. Vattikonda, W. Wang, and Y. Cao, "Modeling and minimization of PMOS NBTI effect for robust nanometer design," Design Automation Conference, 2006 Google ScholarDigital Library
- G. Chen, K. Y. Chuah, M. F. Li, D. Chan, C.H. Ang, J. Z. Zheng, Y. Jim, and D. L. Kwong, "Dynamic NBTI of PMOS transistors and its impact on device lifetime," International Reliability Physics Symposium, 2003.Google Scholar
- http://www.eas.asu.edu/~ptm/Google Scholar
- HSPICE: The Gold Standard for Accurate Circuit Simulation, http://www.synopsys.com/products/mixedsignal/hspice/hspice.htmGoogle Scholar
Index Terms
- NBTI-aware flip-flop characterization and design
Recommendations
Modeling and minimization of PMOS NBTI effect for robust nanometer design
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceNegative bias temperature instability (NBTI) has become the dominant reliability concern for nanoscale PMOS transistors. In this paper, a predictive model is developed for the degradation of NBTI in both static and dynamic operations. Model scalability ...
Design and Simulation for NBTI Aware Logic Gates
AbstractReliability of the electronic circuits is one of the most prominent factor in the development of very large-scale integration (VLSI) industry. Huge demand for compact size and high performance of electronic devices leads the excessive scaling of ...
Using soft-edge flip-flops to compensate NBTI-induced delay degradation
GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSIWe present a low-overhead solution to tackle the delay increase caused by Negative Bias Temperature Instability (NBTI), which has emerged as the most critical reliability issue in sub-90nm technology nodes.
The proposed solution consists of using ...
Comments