Gian Nicola Angotzi
ABSTRACT
Redundancy in the output code, as instrument to reduce the impact of non-idealities in different architectures of two-step A to D converters, is investigated. A circuit model capable of providing an estimate of the required sizes for passive components for a given accuracy was developed. Such model represents an useful design tool, providing a way to calculate important figures of merit (area, power, ENOB, SNR, large-signal behavior) of the different ADCs. System-level simulation results are provided and discussed.
- B. Razavi, phPrinciple of Data Conversion System Design. IEEE Press, 1995.Google Scholar
- P.G. Jespers, phIntegrated Converters. Oxford University Press, 2001.Google Scholar
- S. Lewis, H. Fetterman, G.J. Gross, R. Ramachandran, and T. Viswanathan, "A 10-b 20-Msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, no. 3, pp. 351--358, March 1992.Google ScholarCross Ref
- B. Ginetti, P. Jespers, and A. Vandemeulebroecke, "A CMOS 13-b cyclic RSD A/D converter," IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 957--965, july 1992.Google ScholarCross Ref
- K. Hwang, phComputer Arithmetic -- Principles, architecture and Design. Wiley, 1979. Google ScholarDigital Library
- D. Macq and P. Jespers, "A 10-bit pipelined switched-current A/D converter," IEEE J. Solid-State Circuits, vol. 29, no. 8, pp. 967--971, August 1994.Google ScholarCross Ref
- K. Martin and D. A. Johns, phAnalog Integrated Circuit Design. Wiley, 1997.Google Scholar
- T. Shih, L. Der, S. Lewis, and P. Hurst, "A fully differential comparator using a switched-capacitor differencing circuit with common-mode rejection," IEEE J. Solid-State Circuits, vol. 32, no. 2, pp. 250--253, Feb. 1997.Google ScholarCross Ref
- B.-S. Song, S.-H. Lee, and M. Tompsett, "A 10-b 15-MHz CMOS recycling two-step A/D converter," IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1328--1338, Dec 1990.Google ScholarCross Ref
Index Terms
- Comparison of redundant architectures for two-step ADCs
Recommendations
A 10 bit Current-Mode CMOS A/D Converter with a Current Predictor and a Modular Current Reference
Analog circuit techniques and related topicsThis paper describes a 10 bit CMOS current-mode A/D converter with a current predictor and a modular current reference circuit. A current predictor and a modular current reference circuit are employed to reduce the number of comparator and reference ...
A 1.8 V 15-bit 1 mW 2nd-Order Sigma-DeltaModulator
Low-voltage low-power sigma-delta modulators provide a critical interface in portable mixed-signal electronic systems. This paper deals with the design and implementation of a low-voltage, low-power 2nd-order sigma-delta modulator operating from a single ...
A 1.3-Gsample/s interpolation with flash CMOS ADC based on active interpolation technique
In this paper, the design of a high-speed low-voltage CMOS interpolation with flash analog-to-digital converter (ADC) in CMOS 0.18- m process is presented. The use of summing differential amplifiers operating in continuous time for interpolation and ...
Comments