Hamed Aminzadeh
ABSTRACT
Optimization of power consumption is one of the main design challenges in today's low-power high-speed analog integrated circuits. In this paper, two popular techniques to stabilize two-stage operational amplifiers, namely Miller and cascode compensations are compared from power point of view. To accomplish this, the cascode-compensated structure is basically analyzed to derive the required equations for comparison. The results show that for the same specifications, cascode compensation is more power efficient than Miller compensation especially for heavy capacitive loads. This has been confirmed by circuit-level simulations in 0.25μm CMOS technology.
- B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 2001. Google Scholar
Digital Library
- P. R. Gray, P. J. Hurst, S. H. Lewis and R. G. Meyer, Analysis and Design of Analog Integrated circuits, 4rd edition, New York: John Wiley & Sons, Inc., 2001. Google ScholarDigital Library
- R. G. H. Eschauzier, J. H. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers, Kluwer Academic Publishers, 1995.Google Scholar
- B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers", IEEE J. Solid-State Circuits, pp.629--633, Dec. 1983.Google ScholarCross Ref
- L. Yao, M. Steyaert, and W. Sansen, "Fast-Settling CMOS Operational Transconductance and Their Systematic Design," Proc. Int. Symp. Circ. And Syst. (ISCAS), Vol. 2, pp 839--842, May 2002.Google Scholar
- P. J. Hurst et. al., "Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers", IEEE Trans. Circuits and Systems. I: Fund. Theory, pp. 275--285, Feb. 2004.Google Scholar
- H. Aminzadeh, M. Danaie, and R. Lotfi, "Design of High-Speed Two-Stage Cascode-Compensated Operational Amplifiers Based on Settling Time and Open-Loop Parameters," INTEGRATION, the VLSI Journal, vol. 41, pp. 183--192, Feb. 2008. Google ScholarDigital Library
- D. B. Ribner and M. A. Copeland, "Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range," IEEE J. Solid-State Circuits, pp. 919--925, Dec. 1984.Google ScholarCross Ref
- J. Ramos, M. Steyaert, "Three Stage Amplifier With Positive Feedback Compensation Scheme", Proc. IEEE Custom Integrated Circuits Conference, pp. 333--336, 1999.Google Scholar
Index Terms
- On the power efficiency of cascode compensation over Miller compensation in two-stage operational amplifiers
Recommendations
Hybrid cascode compensation with current amplifiers for nano-scale three-stage amplifiers driving heavy capacitive loads
This paper presents hybrid cascode compensation with current amplifiers (HCCCA) for nano-scale area-efficient three-stage amplifiers driving ultra-large capacitive loads. The total compensation capacitor is split and placed among two high-speed feedback ...
Low power high bandwidth amplifier with RC Miller and gain enhanced feedforward compensation
ISLPED '08: Proceedings of the 2008 international symposium on Low Power Electronics & DesignAn improved frequency compensation technique is presented for low-power low-voltage three-stage operational amplifiers with high capacitive loads. The technique uses single RC Miller compensation and a direct gain enhanced feedforward path from the ...
Miller Compensation: Optimal Design for Operational Amplifiers with a Required Settling Time
Optimizing the settling response of an operational amplifier can be a serious design issue in today's low-power CMOS technologies. Several design challenges emerge when improving the linear and nonlinear responses of an amplifier. In this paper, we ...
Comments