Fernando C. Colon
ABSTRACT
The advent of the microprocessor has opened up new avenues for the system designer to provide more powerful, more reliable and more user oriented computer systems to the user community for the same or lower costs. The problem confronting the designer is: How to achieve these goals? This paper describes one such method called Distributed Function Multiple Processor (DFMP).
The system described uses several micro processors each with its own memory to form a cluster. These processors are differentiated by the functions they perform such as file managing, intelligent terminal, etc. and communicate via a Restricted Cross Bar Switch (RCBS). Further, several clusters or nodes can be linked to form a local network. Interprocessor and internode communications are controlled by a special processor called the Interprocessor Controller (PC) located in each node. The IPC's use an adaptive technique to determine traffic flows.
- Fuller, S. H. and D. P. Siewiorek, "Some Observations on Semiconductor Technology and the Architecture of Large Digital Modules," Computer, Vol. 6, No. 10, pp. 15--21, October 1973.Google Scholar
Cross Ref
- Enslow, Jr., P. H., COMTRE Corporation: Multiprocessors and Parallel Processing, John Wiley and Sons, New York, 1974.Google Scholar
- Baer, J. L., "A Survey of Some Theoretical Aspects of Multiprocessing," ACM Computing Surveys, Vol. 5, No. 1, pp. 31--80, March 1973. Google ScholarDigital Library
- Pierce, J. R., "How Far Can Data Loops Go?" IEEE Transactions on Communications, Vol. COM-20, No. 3, pp. 527--530, June 1972.Google Scholar
- Roberts, L. G. and B. D. Wessler, "Computer Network Development to Achieve Resource Sharing," SJCC, AFIPS Conf. Proc., Vol. 36, pp. 543--549, May 1970. Google ScholarDigital Library
- Farber, D. J. and K. C. Larson, "The System Architecture of the Distributed Computer System---The Communication System," Symposium on Computer Network and Teletraffic, Polytechnic Institute of Brooklyn, Vol. 22, pp. 21--27, April 1972.Google Scholar
- Farber, D. J., "Networks: An Introduction," Datamation, Vol. 18, No. 4, pp. 36--39, April 1972.Google Scholar
- Pyke, T. N., "Computer Networking Technology: A State of the Art Review," Computer, Vol. 6, No. 8, pp. 13--19, August 1973.Google ScholarCross Ref
- Kleinrock, L., "Survey of Analytic Methods for Computer Network Design," in Computer-Communication Networks, edited by F. F. Kuo, Prentice-Hall, Englewood Cliffs, 1973, Chapter 4, Section 2.Google Scholar
- Fultz, G. L. and L. Kleinrock, "Adaptive Routing Techniques for Store-And-Forward Computer Communication Networks," Proc. International Conference on Communications, pp. 39/1--8, Montreal, Canada, June 1971.Google Scholar
- Chou, W. and H. Frank, "Routing Strategies for Computer Network Design," Symposium on Computer Communication Networks and Teletraffic, Polytechnic Institude of Brooklyn, Vol. 22, pp. 301--309, April 1972.Google Scholar
- Gerla, M., "Deterministic and Adaptive Routing Policies in Packet-Switch Computer Networks," Data Communication Symposium, pp. 23--28, St. Petersburg, Florida, November 1973. Google ScholarDigital Library
- Metcalfe, R. M., "Strategies for Interprocess Communication in a Distributed Computing System," Symposium on Computer-Communication-Network and Teletraffic, Polytechnic Institute of Brooklyn, Vol. 22, pp. 519--525, April 1972.Google Scholar
- Haberman, A. N., "Synchronization of Communicating Process," Comm. of the ACM, Vol. 15, No. 3, pp. 171--176, March 1972. Google ScholarDigital Library
- Wecker, S., "A Design for a Multiple Processor Operating Environment," Comp. Conf. 73, Digest of Papers, IEEE, pp. 143--146, New York, February 1973.Google Scholar
- Ravidran, V. K. and T. Thomas, "Characterization of Multiple Microprocessor Networks," Comp Conf 73, Digest of Papers, IEEE, pp. 133--137, New York, February 1973.Google Scholar
- Jordan, B. W. and E. L. Baatz, "C.mup---North Western University Multimicrocomputer Network," Proc. 1974 Symposium on Computer Networks, Gaithersburg, Maryland, May 1974. Also, available from IEEE, New York (74CH0835--9C).Google Scholar
- Fuller, S. H., D. P. Siewiorek and R. J. Swan, "Computer Modules: An Architecture for Large Digital Modules," Proc. First Symposium on Computer Architecture, Computer Architecture News, Vol. 2, No. 4, December 1973. Google ScholarDigital Library
- Heart, F. E., S. M. Orstein, W. R. Crowther and W. B. Barker, "A New Minicomputer/Multiprocessor for the ARPA Network," FJCC, AFIPS Conf. Proc., Vol. 42, pp. 529--537, 1973. Google ScholarDigital Library
- Foster, C. C., "A View of Computer Architecture," Comm. ACM, Vol. 15, No. 7, pp. 557--565, July 1972. Google ScholarDigital Library
- Spier, M. J., T. N. Hastings and D. N. Cutler, "An Experimental Implementation of the Kernel/Domain Architecture," Proc. 4th ACM SOSP, pp. 8--21, October 1973. Google ScholarDigital Library
- Glorioso, R. M. and F. C. Colon, "Cybernetic Control of Computer Networks," Modeling and Simulation, Vol. 5, No. 2, Proc. Fifth Annual Pittsburgh Conference, pp. 819--824, April 1974.Google Scholar
- Glorioso, R. M., D. W. Li and F. C. Colon, A Schema for a Multiple-Microprocessor System, Report DEC-3, University of Massachusetts, Amherst, February 1975.Google Scholar
- Coffman, E. G., M. J. Elphick and A. Shoshani, "System Deadlocks," ACM Computing Surveys, Vol. 3, No. 2, pp. 67--78, June 1971. Google ScholarDigital Library
- Holt, R. C., "Some Deadlock Properties of Computer Systems," ACM Computing Surveys, Vol. 4, No. 3, pp. 179--196, September 1972. Google ScholarDigital Library
- Coupling small computers for performance enhancement
Recommendations
Processor coupling: integrating compile time and runtime scheduling for parallelism
Special Issue: Proceedings of the 19th annual international symposium on Computer architecture (ISCA '92)The technology to implement a single-chip node composed of 4 high-performance floating-point ALUs will be available by 1995. This paper presents processor coupling, a mechanism for controlling multiple ALUs to exploit both instruction-level and inter-...
Processor coupling: integrating compile time and runtime scheduling for parallelism
ISCA '92: Proceedings of the 19th annual international symposium on Computer architectureThe technology to implement a single-chip node composed of 4 high-performance floating-point ALUs will be available by 1995. This paper presents processor coupling, a mechanism for controlling multiple ALUs to exploit both instruction-level and inter-...
Performance enhancement of SISD processors
ISCA '79: Proceedings of the 6th annual symposium on Computer architectureThe automatic coordination of instruction execution of SISD processors is examined in the context of minimizing the effects of branch execution. Three areas, instruction prefetch, branch resolution, and issuer organization are examined for possible ...
Comments