Xin Zhao
ABSTRACT
Pre-bond testing of 3D stacked ICs involves testing individual dies before bonding. The overall yield of 3D ICs improves with prebond testability because designers can avoid stacking defective dies with good ones. However, pre-bond testability presents unique challenges to 3D clock tree design. First, each die needs a complete 2D clock tree for the pre-bond testing. In addition, the entire 3D stack needs a complete 3D clock tree for post-bond testing and normal operations. In the case of two-die stack, a straightforward solution is to have two complete 2D clock trees connected with a single Through-Silicon-Via (TSV). We show that this solution suffers from long wirelength and high clock power consumption. Instead, our algorithm minimizes the overall wirelength and clock power consumption while providing the pre-bond testability and post-bond operability under given skew and slew constraints. Compared with the single-TSV solution, SPICE simulation results show that our multi-TSV approach significantly reduces the clock power by up to 15.9% for two-die and 29.7% for four-die stack. In addition, the wirelength reduction is up to 24.4% and 42.0%.
- GSRC Benchmark, http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/BST.Google Scholar
- ISPD Contest 2009, http://www.sigda.org/ispd/contests/ispd09cts.html.Google Scholar
- Predictive Technology Model, http://www.eas.asu.edu/ptm/.Google Scholar
- C. Albrecht, A. B. Kahng, B. Liu, I. I. Mandoiu, and A. Z. Zelikovsky. On the Skew-Bounded Minimum-Buffer Routing Tree Problem. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22(7):937--945, July 2003. Google ScholarDigital Library
- C. J. Alpert, A. B. Kahng, B. Liu, I. I. Mandoiu, and A. Z. Zelikovsky. Minimum Buffered Routing with Bounded Capacitive Load for Slew Rate and Reliability Control. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22(3):241--253, March 2003. Google ScholarDigital Library
- K. Boese and A. Kahng. Zero-Skew Clock Routing Trees with Minimum Wirelength. In ASIC Conference and Exhibit, 1992., Proceedings of Fifth Annual IEEE International, pages 17--21, 1992.Google Scholar
- S. Hu, C. Alpert, J. Hu, S. Karandikar, Z. Li, W. Shi, and C. Sze. Fast Algorithms for Slew-Constrained Minimum Cost Buffering. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 26(11):2009--2022, Nov. 2007. Google ScholarDigital Library
- D. L. Lewis and H.-H. S. Lee. A Scan-Island Based Design Enabling Pre-bond Testbility in Die-Stcked Microprocessors. In IEEE International Test Conference, pages 1--8, 2007.Google Scholar
- D. L. Lewis and H.-H. S. Lee. Testing Circuit-Partitioned 3D IC Designs. In Proc. Int. Symp. on VLSI, 2009. Google ScholarDigital Library
- J. Minz, X. Zhao, and S. K. Lim. Buffered Clock Tree Synthesis for 3D ICs Under Thermal Variations. In Proc. Asia and South Pacific Design Automation Conf., pages 504--509, 2008. Google ScholarDigital Library
- RMST-Pack. http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/RSMT/RMST/.Google Scholar
- G. E. Tellez and M. Sarrafzadeh. Minimal Buffer Insertion in Clock Trees with Skew and Slew Rate Constraints. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 16(4):333--342, April 1997. Google ScholarDigital Library
- X. Wu, P. Falkenstern, and Y. Xie. Scan Chain Design for Three-dimensional Integrated Circuits (3D ICs). In Proc. IEEE Int. Conf. on Computer Design, pages 208--214, 2007.Google ScholarCross Ref
Index Terms
- Pre-bond testable low-power clock tree design for 3D stacked ICs
Recommendations
Clock tree synthesis with pre-bond testability for 3D stacked IC designs
DAC '10: Proceedings of the 47th Design Automation ConferenceThis paper proposes comprehensive solutions to the clock tree synthesis problem that provides pre-bond testability for 3D IC designs. In 3D ICs, it is essential to stack only good dies by testing the individual dies before stacking. For the clock ...
Low-Power Clock Tree Synthesis for 3D-ICs
We propose efficient algorithms to construct a low-power clock tree for through-silicon-via (TSV)-based 3D-ICs. We use shutdown gates to save clock trees’ dynamic power, which selectively turn off certain clock tree branches to avoid unnecessary clock ...
Low-Power Clock Tree Design for Pre-Bond Testing of 3-D Stacked ICs
Pre-bond testing of 3-D stacked integrated circuits (ICs) involves testing each individual die before bonding. The overall yield of 3-D ICs improves with pre-bond testability because manufacturers can avoid stacking defective dies with good ones. ...
Comments