Sari Onaissi
Farid N. Najm
ABSTRACT
The lack of good "correlation" between pre-silicon simulated delays and measured delays on silicon (silicon data) has spurred efforts on so-called silicon debug. The identification of speed-limiting paths, or simply speedpaths, in silicon debug is a crucial step, required for both "fixing" failing paths and for accurate learning from silicon data. We propose using characterized, pre-silicon, variational timing models to identify speedpaths that can best explain the observed delays from silicon measurements. Delays of all logic paths are written as affine functions of process parameters, called hyperplanes, and a branch and bound approach is then applied to find the "best" path combinations. Our method has been tested on a set of ISCAS-89 circuits and the results show that it accurately identifies the speedpaths in most cases, and that this is achieved in a very efficient manner.
- K. Killpack, C. Kashyap, and E. Chiprout. Silicon speedpath measurement and feedback into EDA flows. In DAC, pages 390--395, 2007. Google Scholar
Digital Library
- P. Bastani, K. Killpack, L.-C. Wang, and E. Chiprout. Speedpath prediction based on learning from a small set of examples. In DAC, pages 217--222, 2008. Google ScholarDigital Library
- D. Josephson and B. Gottlieb. The crazy mixed up world of silicon debug. In Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004, pages 665--670, 2004.Google Scholar
- L. Lee, L.-C. Wang, P. Parvathala, and T. M. Mak. On silicon-based speed path identification. In IEEE VLSI Test Symposium, pages 35--41, 2005. Google ScholarDigital Library
- F. Koushanfar, P. Boufounos, and D. Shamsi. Post-silicon timing characterization by compressed sensing. In International Conference on Computer Aided Design (ICCAD), pages 185--189, November 2008. Google ScholarDigital Library
- M. Paniccia, T. Eiles, V. R. M. Rao, and W. M. Yee. Novel optical probing technique for flip chip packagedmicroprocessors. In Test Conference, 1998. Proceedings., International, pages 740--747, 1998. Google ScholarDigital Library
- S. Onaissi and F. N. Najm. A linear-time approach for static timing analysis covering all process corners. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(7):1291--1304, 2008. Google ScholarDigital Library
- K. R. Heloue, S. Onaissi, and F. N. Najm. Efficient block-based parameterized timing analysis covering all potentially critical paths. In ICCAD, pages 173--180, November 2008. Google ScholarDigital Library
- S. V. Kumar, C. V. Kashyap, and S. S. Sapatnekar. A framework for block-based timing sensitivity analysis. In Design Automation Conference, pages 688--693, 2008. Google ScholarDigital Library
Index Terms
- PSTA-based branch and bound approach to the silicon speedpath isolation problem
Recommendations
Handling intra-die variations in PSTA
GLSVLSI '11: Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSIFor integrated circuit (IC) fabrication technologies of 45nm and below, the impact of process variability in circuit performance is extremely relevant. Parametric static timing analysis (PSTA) techniques, whereby delays are modeled as affine functions ...
Buried silicon-Germanium pMOSFETs: experimental analysis in VLSI logic circuits under aggressive voltage scaling
In this paper, the potential of Silicon-Germanium (SiGe) technology for VLSI logic applications is investigated from a circuit perspective for the first time. The study is based on experimental measurements on 45-nm SiGe pMOSFETs with a high-κ/metal ...
Silicon speedpath measurement and feedback into EDA flows
DAC '07: Proceedings of the 44th annual Design Automation ConferenceTiming, test, reliability, and noise are modeled and abstracted in our design and verification flows. Specific EDA algorithms are then designed to work with these abstracted models, often in isolation of other effects. However, tighter design margins ...
Comments