William Anderson
- 1 Bedichek, R. Some efficient architecture simulation techniques. In Proceedigns of Winter USENIX, 1990.Google Scholar
- 2 Booch, G. Onkect Proemted Desogmn wot- Applications. Benjamin/Cummings. Calif., 1991. Google ScholarDigital Library
- 3 Cadence Design Systems, Inc., Programming language Interface Referemce Mannual for Verilog. Vol. 1 and 2. 1992.Google Scholar
- 4 Ellis, M. and stroustrup, B, The Annotated c++ Reference Manual. Addison- Wesley, Reading, Mas.,m 1990. Google ScholarDigital Library
- 5 Lippman, S. C++ printer second ed. Addison-Wesley. Reading. Mas., 1991.Google Scholar
- 6 Ousterhout. J. Tcl. An embeddable command language. In Proceedigns of Winter USENIX. 1990.Google Scholar
- 7 Pjower Pc User Instruction Set Architer- Ture, Book I. Version 1.04, May 4. 1993.Google Scholar
- 8 Power PC Virtual Environment Architecture, Book II, Version 1.04 May 4. 1993.Google Scholar
- 9 PowerPC Operating environnent architecture, Book III version 1.04, May 4, 1993Google Scholar
- 10 Voith, R. The PowerPC 603 C++ Veriog interface model. In Processinigs of Spring Compcon '94, San Francisco, 1994.Google ScholarCross Ref
Index Terms
- An overview of Motorola's PowerPC simulator family
Recommendations
The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor
COMPCON '95: Proceedings of the 40th IEEE Computer Society International ConferenceThe PowerPC 620 RISC microprocessor is the first chip for the application server and technical workstation product line within the PowerPC family. It utilizes a high performance microarchitecture with many advanced superscalar features to exploit ...
Performance evaluation of the PowerPC 620 microarchitecture
ISCA '95: Proceedings of the 22nd annual international symposium on Computer architectureThe PowerPC 620™ microprocessor is the most recent and performance leading member of the PowerPC™ family. The 64-bit PowerPC 620 microprocessor employs a two-phase branch prediction scheme, dynamic renaming for all the register files, ...
Motorola's 88000 Family Architecture
The initial members of the 88000 family of high-performance 32-bit microprocessor are the 88100 processor and the 88200 cache and memory management unit (CMMU). The processor manipulates integer and floating-point data and initiates instruction and data ...
Reviews
Angas John Hurst
The motivation and design of three simulators built to support the development of the Motorola PowerPC 603 and 604 microprocessors are discussed. Two of these simulators are standalone simulators: one is designed to provide architectural emulation for the purposes of software development, and the other is designed as a timing simulator for hardware modeling and performance evaluation. In the words of the paper, the first simulator has to run “PowerPC code as accurately and as quickly as possible,” while the second “accurately models both the instruction set semantics and the detailed pipeline behavior of a PowerPC microprocessor implementation.” The third simulator is an embedded simulator. The paper has four main parts. The first section identifies some of the software engineering issues in the design of the simulators themselves. It is followed by three sections, each of which describes facets peculiar to one of the simulators. Throughout the paper, I was never sure whether the intent was to describe the simulation issues or the software engineering issues, as the two themes seem to be intertwined. Although this paper appears in a special issue dedicated to the PowerPC, it contains little that directly relates to that architecture. I found it interesting insofar as it gives some insight into the design of the simulators, but there is little deep technical insight. The author focuses more on the use of C++ to facilitate the simulator design than on the architectural features and how they relate to the issues of software tool support identified in the blurb. In the conclusion, the author lists several innovative features of the family. All of these relate more to software engineering than to the PowerPC.
Access critical reviews of Computing literature here
Become a reviewer for Computing Reviews.
Comments