Young Bok Kim
ABSTRACT
In this paper, capacitive 4-PWAM transmitter architectures and circuits are proposed and its performances are analyzed with random jitter and PVT variation comparing with other works. A novel technique is proposed to reduce power and to increase speed by using capacitive driven low swing transceiver. The proposed design saves 1.74~2.4x power and 4x higher data rate than conventional designs. To implement 4-PWAM transmitter new phase controller and adaptive capacitance network are designed. At receiver side, new architectures for PWM and PAM demodulation are proposed.
- Ramin Farjad-Rad, Chih-Kong Ken Yang, Mark A. Horowitz, and Thomas H Lee. "A 0.4-um CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter." IEEE JOURNAL OF SOLID-STATE CIRCUITS, 34(5):580--585, MAY 1999.Google Scholar
Cross Ref
- Wei-Hung Chen, Guang-Kaai Dehng, Jong-Chen, and Shen-Iuan Liu. "A CMOS 400-Mb/s serial link for AS-memory systems using a PWM scheme." IEEE JOURNAL OF SOLID-STATE CIRCUITS, 36(10):1498--1505, October 2001Google ScholarCross Ref
- I Ching-Yuan Yang and Yu Lee. "A 0.18-um CMOS 1-Gb/s serial link transceiver by using PWM and PAM techniques." In International Symposium on Circuits and Systems, pages 6158--6161, IEEE, May 23--26 2005.Google Scholar
- R. Ho, K. Mai, and M. Horowitz, "Efficient on-chip global in interconnects" Symp. VLSI Circuits Dig. Tech. Papers, 2003, pp. 271--274.Google Scholar
- R. Ho, T. Ono, F. Liu, R. Hopkins, A. Chow, J. Schauer, and R. Drost, "High-speed and low-energy capacitively-driven on-chip wires," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 412--413Google Scholar
- R. Drost, R. Ho, and T. Ono, "Method and apparatus for driving on-chip wires through capacitive coupling," Patent pending, filed, Sep. 28, 2004Google Scholar
- Rui Tang and Yong-Bin Kim, "PWAM Signaling Scheme for High Speed Serial Link Transceiver Design.", ACM GLSVLSI'06(Great Lake Symposium on VLSI), Philadelphia, PA, April 30-May 2 2006, pp.49--52 Google ScholarDigital Library
- L. Zhang, J. Wilson, R. Bashirullah, L. Lei, X. Jian, and P. Franzon, "Driver pre-emphasis techniques for on-chip global buses," in Proc. Int. Symp. Low Power Electron. Des. (ISLPED), Aug. 2005, pp. 186--191. Google ScholarDigital Library
- Schinkel, D. and Mensink, E. and Klumperink, E.A.M. and van Tuijl, A.J.M. and Nauta, B." Low-Power, High-Speed Transceivers for Network-on-Chip Communication." IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17 (1). pp. 12--21, (2009) Google ScholarDigital Library
- De Vita, G. Iannaccone, G." A Sub-1-V, 10 ppm/ °C, Nanopower Voltage Reference Generator" IEEE JOURNAL OF SOLID-STATE CIRCUITS, 42(7): 1536--1542, July 2007Google ScholarCross Ref
- K. Lee, S.-J. Lee, S.-E. Kim, H.-M. Choi, D. Kim, S. Kim, M.-W. Lee, and H.-J. Yoo, "A 51 mW 1.6 GHz on-chip network for low-power heterogeneous SoC platform," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 152--153Google Scholar
- H. Zhang, V. George, and J. M. Rabaey, "Low-swing on-chip signaling techniques: Effectiveness and robustness," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, no. 3, pp. 264--272, Jun. 2000. Google ScholarDigital Library
- F. Worm, P. Ienne, P. Thiran, and G. De Micheli, "A robust self-calibrating transmission scheme for on-chip networks," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 1, pp. 126--139, Jan. 2005. Google ScholarDigital Library
- E. Mensink, D. Schinkel, E. Klumperink, E. van Tuijl, and B. Nauta, "A 0.28 pJ/b 2 Gb/s/ch transceiver in 90 nm CMOS for 10 mm on-chip interconnects," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 414--415.Google Scholar
Index Terms
- 8Gb/s capacitive low power and high speed 4-PWAM transceiver design
Recommendations
A Low-Power CMOS Transceiver in 130 nm for Wireless Sensor Network Applications
RF modules are responsible for major power consumptions in wireless sensor network nodes. A transceiver is the core of RF modules. A low-power RF transceiver in 130 nm at 1 v is presented for WSN applications. Bias currents of the VCO and frequency ...
Equalization and pre-emphasis based LVDS transceiver
This work presents an area-efficient, low-power, high data rate low voltage differential signal (LVDS) transmitter and receiver with signal quality enhancing techniques. The proposed common mode feedback scheme significantly reduces the size of the LVDS ...
A 1-V 1-mW high-speed class AB operational amplifier for high-speed low power pipelined A/D converters using "Slew Boost" technique
ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and designAn ultra-low-voltage low-power high-speed class-AB operational amplifier with a new structure is presented. A new technique called "Slew Boost" is introduced to improve amplifier's large-signal settling behavior, most useful in switched-capacitor ...
Comments