Howard David
ABSTRACT
The drive for higher performance and energy efficiency in data-centers has influenced trends toward increased power and cooling requirements in the facilities. Since enterprise servers rarely operate at their peak capacity, efficient power capping is deemed as a critical component of modern enterprise computing environments. In this paper we propose a new power measurement and power limiting architecture for main memory. Specifically, we describe a new approach for measuring memory power and demonstrate its applicability to a novel power limiting algorithm. We implement and evaluate our approach in the modern servers and show that we achieve up to 40% lower performance impact when compared to the state-of-art baseline across the power limiting range.
- U.S. EPA, "Report to congress on server and data center energy efficiency," Tech. Rep., Aug. 2007Google Scholar
- J.G. Koomey, "Estimating Total Power Consumption by Servers in the U.S. and the World"; http://enterprise.amd.com/Downloads/svrpwrusecompletefinal.pdf.Google Scholar
- P. Bohrer, E. Elnozahy, T. Keller, M. Kistler, C. Lefurgy, and R. Rajamony, "The case for power management in web servers," Power Aware Computing, Jan 2002. Google ScholarDigital Library
- Intel, "First the Tick, Now the Tock: Intel Microarchitecture (Nehalem)," 2009.Google Scholar
- L. Barroso and U. Hĺolzle, "The case for energy-proportional computing," IEEE Computer, Jan 2007. Google ScholarDigital Library
- Xiaobo Fan, Wolf-Dietrich Weber, Luiz Andre Barroso, "Power provisioning for a warehouse-sized computer," in Proc. of ISCA, June 09--13, 2007. Google ScholarDigital Library
- C. Lefurgy, X. Wang, and M. Ware, "Server-level power control," in Proc. of the IEEE International Conference on Autonomic Computing, Jan 2007. Google ScholarDigital Library
- V. Kontorinis, A. Shayan, R. Kumar and D. Tullsen, "Reducing Peak Power with a Table-Driven Adaptive Processor Core," In Proc. of the International Symposium on Microarchitecture, 2009 Google ScholarDigital Library
- K. Meng, R. Joseph, R. P. Dick, and L. Shang, "Multi-optimization power management for chip multiprocessors," In Proc. of PACT, 2008. Google ScholarDigital Library
- C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi, "An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget," In Proc. of the International Symposium on Microarchitecture, 2006. Google ScholarDigital Library
- W. Felter, K. Rajamani, T. Keller, and C. Rusu, "A Performance-Conserving Approach for Reducing Peak Power Consumption in Server Systems," In Proceedings of ICS, June 2005. Google ScholarDigital Library
- B. Diniz, D. Guedes, J. Wagner Meira, and R. Bianchini, "Limiting the power consumption of main memory," In Proc. of the 34th Annual International Symposium on Computer Architecture, pages 290--301, 2007. Google ScholarDigital Library
- J. Lin, H. Zheng, Z. Zhu, E. Gorbatov, H. David, and Z. Zhang, "Software thermal management of DRAM memory for multicore systems," In Proc. of the 2008 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pages 337--348, 2008. Google ScholarDigital Library
- W. Bircher and L. John, "Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events," in Proc. of 2007 IEEE Int'l Symp. on Perf. Analysis of Systems and Software, April 2007, pp. 158--168.Google Scholar
- C. Lefurgy, K. Rajamani, F. L. Rawson III, W. Felter, M. Kistler, and T. W. Keller, "Energy management for commercial servers," IEEE Computer, 36(12):39--48, 2003. Google ScholarDigital Library
- Bianchini R. and Rajamony R, "Power and Energy Management for Server Systems," Computer 37, pp. 68--74, Nov. 2004. Google ScholarDigital Library
- Intel Xeon Processor 5500 Series EMTSGoogle Scholar
- D. Goldberg, Genetic Algorithm in Search, Optimization and machine learning, Addison-Wesley Publishing Company, Inc., 1989. Google ScholarDigital Library
- C. Isci and M. Martonosi, "Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data," In Proceedings of the ACM/IEEE International Symposium on Microarchitecture (MICRO-36), San Diego, CA, Dec. 2003. Google ScholarDigital Library
- Frank Bellosa, "The Benefits of Event-Driven Energy Accounting in Power-Sensitive Systems," ACM SIGOPS European Workshop, September 2000. Google ScholarDigital Library
- Intel Memory 3-sigma Power Analysis Methodology, http://edc.intel.com/Platforms/Xeon-5500/#hardwareGoogle Scholar
- Micron Technology, Inc. TN-41-01: Calculating Memory System Power For DDR3, Aug. 2007.Google Scholar
Index Terms
- RAPL: memory power estimation and capping
Recommendations
RAPL in Action: Experiences in Using RAPL for Power Measurements
Special Issue on ICPE 2017 and Regular PapersTo improve energy efficiency and comply with the power budgets, it is important to be able to measure the power consumption of cloud computing servers. Intel’s Running Average Power Limit (RAPL) interface is a powerful tool for this purpose. RAPL ...
On interdependence among transmit and consumed power of macro base station technologies
Dynamic adaptation of the base stations on/off activity or transmit power, according to space and time traffic variations, are measures accepted in the most contemporary resource management approaches dedicated to improving energy efficiency of cellular ...
PPT: joint performance/power/thermal management of DRAM memory for multi-core systems
ISLPED '09: Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and designWith the popularity of multi-core architecture, to sustain the memory demands from different cores, the memory system is expected to grow significantly in both speed and capacity. This will lead to increasing power consumption in the memory system. ...
Comments