Wen-Chung Tsai
ABSTRACT
A novel Bidirectional Fault-Tolerant NoC (BFT-NoC) architecture capable of mitigating both static and dynamic channel failures is proposed. In a traditional NoC platform, a faulty data channel will force blocked packets to make costly detours, resulting in significant performance hits. In this work, novel fault-tolerance measures for a bidirectional NoC platform are proposed. The dynamically reconfigurable bidirectional channels of the BFT-NoC offer great flexibility to contain data-link permanent or transient faults while incurring negligible performance loss. Potential performance advantages in terms of failure rate reduction and reliability enhancement of the BFT-NoC architecture are carefully analyzed. Extensive experimental results clearly validate the fault-tolerance performance of BFT-NoC at both synthetic and real world network traffic patterns.
- L. Benini and G. De Micheli, "Networks on Chips: a New SoC paradigm," IEEE Computer, Vol. 35(1), pp. 70--78, 2002. Google Scholar
Digital Library
- T. Schonwald, J. Zimmermann, O. Bringmann, and W. Rosenstiel, "Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures," in Proc. of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, pp. 527--534, 2007. Google ScholarDigital Library
- A. Kohler, G. Schley, and M. Radetzki, "Fault Tolerant Network on Chip Switching With Graceful Performance Degradation," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 29, pp. 883--896, 2010. Google ScholarDigital Library
- Z. Zhen, A. Greiner, and S. Taktak, "A Reconfigurable Routing Algorithm for a Fault-Tolerant 2D-Mesh Network-on-Chip," in Proc. of the 45th Design Automation Conference, pp. 441--446, 2008. Google ScholarDigital Library
- D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester, and D. Blaauw, "A Highly Resilient Routing Algorithm for Fault-Tolerant NoCs," in Proc. of the 12nd Design, Automation and Test in Europe Conference and Exhibition, pp. 21--26, 2009. Google ScholarDigital Library
- Y. C. Lan, S. H. Lo, Y. C. Lin, Y. H. Hu, and S. J. Chen, "BiNoC: A Bidirectional NoC Architecture with Dynamic Self-Reconfigurable Channel," in Proc. of the 3rd ACM/IEEE International Symposium on Networks-on-Chip, pp. 266--275, 2009. Google ScholarDigital Library
- M. H. Cho, M. Lis, M. Kinsy, K. S. Shim, T. Wen, and S. Devadas, "Oblivious Routing in On-Chip Bandwidth-Adaptive Networks," in Proc. of the 18th International Conference on Parallel Architectures and Compilation Techniques, pp. 181--190, 2009. Google ScholarDigital Library
- L. Benini and G. De Micheli, Networks on Chips: Technology and Tools, Morgan Kauffmann, 2006. Google ScholarDigital Library
- M. Cuviello, S. Dey, X. Bai, and Y. Zhao, "Fault Modeling and Simulation for Crosstalk in System-on-Chip Interconnects," in Proc. of the IEEE/ACM International Conference on Computer-Aided Design, pp. 297--303, 1999. Google ScholarDigital Library
- G. M. Chiu, "The Odd-Even Turn Model for Adaptive Routing," IEEE Trans. Parallel and Distributed Systems, Vol. 11, pp. 729--738, 2000. Google ScholarDigital Library
- G. Michelogiannakis, D. Sanchez, W. J. Dally, and C. Kozyrakis, "Evaluating Bufferless Flow Control for On-Chip Networks," in Proc. of the 4th ACM/IEEE International Symposium on Networks-on-Chip, pp. 9--16, 2010. Google ScholarDigital Library
- R. Dick, "Embedded System Synthesis Benchmark Suites (E3S)," http://ziyang.eecs.umich.edu/~dickrp/e3s/.Google Scholar
Index Terms
- A fault-tolerant NoC scheme using bidirectional channel
Recommendations
Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels
NOCS '12: Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-ChipNetworks-on-Chip (NoC) serve as efficient and scalable communication substrates for many-core architectures. Currently, the bandwidth provided in NoCs is over provisioned for their typical usage case. In real-world multi-core applications, less than 5% ...
Smart Reconfiguration Approach for Fault-Tolerant NoC Based MPSoCs
SBCCI '15: Proceedings of the 28th Symposium on Integrated Circuits and Systems DesignNewest technologies of integrated circuits fabrication allow billions of transistors arranged in a single chip enabling to implement a complex parallel system, which requires a high scalable and parallel communication architecture, such as a Network-on-...
A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels
DATE '12: Proceedings of the Conference on Design, Automation and Test in EuropeIn this work, we propose a flit-level speedup scheme to enhance the network-on-chip(NoC) performance utilizing bidirectional channels. In addition to the traditional efforts on allowing flits of different packets using the idling internal and external ...
Comments