Jörg Bormann
- 1.A. Aziz, F. Balarin, S.-T. Cheng, R. Hoyati, T. Kam, S.C. Krishnan, R.K. Ranjan, T.R. Shiple, V. Singhal, S. Tasiran, H.-Y. Wang, R.K. Brayton, and A.L. Sangiovanni-Vincentelli. HSIS: A BDD-based environment for formal verification. In 31st ACM/IEEE Design Automation Conference, pages 454-459, June 1994. Google Scholar
Digital Library
- 2.J. Bormann, T. Filkorn, J. Lohse, M. Payer, G. Venzl, and P. Warkentin. CVE: An industrial formal verification environment. Internal report, 1994.Google Scholar
- 3.J. Bormann, H. Nusser-Wehlan, and G. Venzl. Formal design in an industrial research laboratory: lessons andperspectives. In Designing Correct Circuits. 2nd IFIP WGIO.2/WGIO. 5 Workshop, pages 193- 213, 1992. Google ScholarDigital Library
- 4.R.E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Transactions on Computers, C-35(8):677-691, August 1986. Google ScholarDigital Library
- 5.H. Busch and G. Venzl. Proof-aided design of verified hardware. In 28th ACM/IEEE Design Automation Conference, pages 391 - 196, 1991. Google ScholarDigital Library
- 6.H. Cho, G. D. Hachtel, E. Macii, B. Plessier, and F. Somenzi. Algorithms for approximate FSM traversal. In 30th A CM/IEEE Design Automation Conference, pages 25- 30, 1993. Google ScholarDigital Library
- 7.E. M. Clarke, O. Grumberg, and D. E. Long. Model checking and abstraction. In Conference Record of the 19th Annual A CM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 343- 354, 1992. Google ScholarDigital Library
- 8.W. Datum, B. Josko, and R. Schl6r. Specification and verification of VHDL-based hardware designs. In E. B6rger, editor, Specification and validation methods for programming languages and systems. Oxford University Press, 1994. To appear. Google ScholarDigital Library
- 9.A. Debreil and P. Oddo. Synchronous designs in VHDL. In Proceedings Euro-DA C'93 with Euro- VHDL '93, pages 486-491. IEEE Computer Society Press, September 1993. Google ScholarDigital Library
- 10.A. J. Hu and D. L. Dill. Reducing BDD size by exploiting functional dependencies. In 30th A CM/IEEE Design Automation Conference, pages 266 - 271, 1993. Google ScholarDigital Library
- 11.J. Lohse, J. Bormann, M. Payer, and G. Venzl. VHDL-translation for BDD-based formal verification. Internal report, 1994.Google Scholar
- 12.IEEE Standard VHDL Language Reference Manual. The Institute of Electrical and Electronical Engineers, Inc., New York, IEEE Std 1076-1987 edition, 1988.Google Scholar
- 13.K. L. McMillan and J. Schwalbe. Formal verification of the encore gigamax cache consistency protocol. In International Symposium on Shared Memory Mulitprocessors, April 1991.Google Scholar
- 14.K.L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, 1993. Google ScholarDigital Library
- 15.K.L. McMillan. Fitting formal methods into the design cycle. In 31st ACM/IEEE Design Automation Conference, pages 314-319, June 1994. Google ScholarDigital Library
- 16.P. Stanford and P. Mancuso. EDIF Electronic Design Interchange Format, Reference Manual for Version 2 00. Electronic Industries Association, Washington D.C., 1989.Google Scholar
Index Terms
- Model checking in industrial hardware design
Recommendations
A Meta Hardware Description Language Melasy for Model-Checking Systems
ITNG '08: Proceedings of the Fifth International Conference on Information Technology: New GenerationsModel-checking tools such as Symbolic Model Verifier (SMV) and NuSMVare available for checking hardware designs. These tools can automatically check the formal legitimacy of a design. However, NuSMV is too low level for describing a complete hardware ...
Industrial applications of model checking
Modeling and verification of parallel processesFormal methods have a great potential of application in the development of industrial critical systems. In certain application fields, formal methods are even becoming part of standards. Among formal methods, Model Checking is proving particularly ...
Efficient Model Checking of Hardware Using Conditioned Slicing
In this work, we present an abstraction based property verification technique for hardware using conditioned slicing. We handle safety property specifications of the form G(antecedent@?consequent). We use the antecedent of the properties to create our ...
Comments