Shengqi Yang
Marilyn Wolf
Yuan Xie
Skip Abstract Section
Abstract
This article proposes a novel approach to cryptosystem design to prevent power analysis attacks. Such attacks infer program behavior by continuously monitoring the power supply current going into the processor core. They form an important class of security attacks. Our approach is based on dynamic voltage and frequency scaling (DVFS), which hides processor state to make it harder for an attacker to gain access to a secure system. Three designs are studied to test the efficacy of the DVFS method against power analysis attacks. The advanced realization of our cryptosystem is presented which achieves enough high power and time trace entropies to block various kinds of power analysis attacks in the DES algorithm. We observed 27% energy reduction and 16% time overhead in these algorithms. Finally, DVFS hardness analysis is presented.
- Benini, L., Galati, A., Macii, A., Macii, E., and Poncino, M. 2003a. Energy-efficient data scrambling on memory-processor interfaces. In Proceedings of the International Symposium on Low Power Electronics and Design. 26--29. Google Scholar
Digital Library
- Benini, L., Macii, A., Macii, E., Omerbegovic, E., Poncino, M., and Pro, F. 2003b. Energy-aware design techniques for differential power analysis protection. In Proceedings of the Design Automation Conference. 36--41. Google ScholarDigital Library
- Boneh, D., DeMillo, R., and Lipton, R. 2001. On the importance of eliminating errors in cryptographic computations. J. Cryptol. 14, 2, 101--119.Google ScholarDigital Library
- Burd, T., Pering, T., Stratakos, A., and Brodersen, R. 2000. A dynamic voltage scaled microprocessor system. IEEE Trans. Syst. Sci. Cybern. 35, 11, 1571--1580.Google Scholar
- Burd, T. D. and Brodersen, R. 2000. Design issues for dynamic voltage scaling. 9--14. Google ScholarDigital Library
- Burd, T. D., Pering, T. A., Stratakos, A. J., and Brodersen, R. W. 2002. A dynamic voltage scaled microprocessor system. IEEE J. Solid-State Circ. 35, 11, 1571--1580.Google ScholarCross Ref
- Chevallier-Mames, B., Ciet, M., and Joye, M. 2004. Low-cost solutions for preventing simple side-channel analysis: Side-channel atomicity. IEEE Trans. Comput. 53, 6, 760--768. Google ScholarDigital Library
- Choi, K., Soma, R., and Pedram, M. 2004. Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding. In Proceedings of the 41st Annual Design Automation Conference. 544--549. Google ScholarDigital Library
- Coron, J. 1999. Resistance against differential power analysis for elliptic curve cryptosystems. In Proceedings of the International Workshop on Cryptographic Hardware & Embedded Systems. 292--302. Google ScholarDigital Library
- Ghiasi, S., Casmira, J., and Grunwald, D. 2000. Using IPC variation in workload with externally specified rates to reduce power consumption. In Proceedings of the Workshop on Complexity-Effective Design.Google Scholar
- Giancane, L., Marietti, P., Olivieri, M., Scotti, G., and Trifiletti, A. 2008. A new dynamic differential logic style as a countermeasure to power analysis attacks. In Proceedings of the International Conference on Electronics, Circuits and Systems. 364--367.Google Scholar
- Goubin, L. and Patarin, J. 1999. DES and differential power analysis - the duplication method. In Proceedings of the International Workshop on Cryptographic Hardware & Embedded Systems. 158--172. Google ScholarDigital Library
- Guiley, S., Sauvage, L., Hoogvorst, P., Pacalet, R., Bertonian, G. M., and Chaudhuri, S. 2008. Security evaluation of WDDL and SecLib countermeasures against power attacks. IEEE Trans. Comput. 57, 11, 1482--1497. Google ScholarDigital Library
- Khatibzadeh, A. and Gebotys, C. 2007. Enhanced current-balanced logic (ECBL): An area efficient solution to secure smart cards against differential power attack. In Proceedings of the International Conference on Information Technology. 898--899. Google ScholarDigital Library
- Kocher, P. 1996. Timing attacks on implementations of Diffe-Hellman, RSA, DSS and other systems. In Proceedings of the Conference on Advances in Cryptology. 104--113. Google ScholarDigital Library
- Kocher, P., Jaffe, J., and Jun, B. 1999. Differential power analysis. In Proceedings of the Conference on Advances in Cryptology. 388--397. Google ScholarDigital Library
- Kocher, P., Lee, R., McGraw, G., Raghunathan, A., and Ravi, S. 2004. Security as a new dimension in embedded system design. In Proceedings of the 41st Design Automation Conference (DAC’04). 753--760. Google ScholarDigital Library
- Kömmerling, O. and Kuhn, M. G. 1999. Design principles for tamper-resistant smartcard processors. In Proceedings of the USENIX Workshop on Smartcard Technology. 1--12. Google ScholarDigital Library
- Koopman, P. 2004. Embedded system security. IEEE Computer 37, 2 (July), 95--97. Google ScholarDigital Library
- Lorch, J. R. and Smith, A. J. 2004. PACE: A new approach to dynamic voltage scaling. IEEE Trans. Comput. 53, 7, 856--869. Google ScholarDigital Library
- Luo, J., Jha, N. K., and Peh, L. 2007. Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems. IEEE Trans. VLSI Syst. 15, 4, 427--437. Google ScholarDigital Library
- Moore, S., Anderson, R., Cunningham, P., Mullins, R., and Taylor, G. 2002. Improving smart card security using self-timed circuits. In Proceedings of the International Symposium on Asynchronous Circuits & Systems. 211--218. Google ScholarDigital Library
- Narayanan, V., Kandemir, M., Irwin, M. J., Kim, H. S., and Ye, W. 2000. Energy-driven integrated hardware-software optimizations using SimplePower. In Proceedings of the Annual International Symposium on Computer Architecture. 95--106. Google ScholarDigital Library
- Nowka, K. J., Carpenter, G. D., MacDonald, E. W., Ngo, H. C., Brock, B. C., Ishii, K. I., Nguyen, T. Y., and Burns, J. L. 2002. A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling. IEEE J. Solid-State Circ. 37, 11, 1441--1447.Google ScholarCross Ref
- Quisquater, J. J. and Samyde, D. 2001. Electromagnetic analysis (EMA): Measures and counter-measures for smart cards. In Proceedings of the Conference on Research in Smart Cards. 200--210. Google ScholarDigital Library
- Quisquater, J. J. and Samyde, D. 2002. Side-channel cryptanalysis. In Proceedings of Securité de la Communication sur Internet (SECI’02). 179--184.Google Scholar
- Ratanpal, G. B., Williams, R. D., and Blalock, T. N. 2004. An on-chip signal suppression countermeasure to power analysis attacks. IEEE Trans. Dependable Secure Comput. 1, 3, 179--189. Google ScholarDigital Library
- Ravi, S., Raghunathan, A., and Chakradhar, S. 2003. Embedding security in wireless embedded systems. In Proceedings of the 16th International Conference on VLSI Design. 269--270. Google ScholarDigital Library
- Real, D., Clediere, J., Canovas, C., Drissi, M., and Valette, F. 2008. Defeating classical hardware countermeasures: A new processing for side channel analysis. In Proceedings of the Conference on Design, Automation and Test in Europe. 1274--1279. Google ScholarDigital Library
- Regazzoni, F., Eisenbarth, T., Grobschadl, J., Breveglieri, L., Ienne, P., Koren, I., and Paar, C. 2007. Power attacks resistance of cryptographic S-boxes with added error detection circuits. In Proceedings of the International Symposium on Defect & Fault Tolerance in VLSI Systems. 508--516. Google ScholarDigital Library
- Rohatgi, P. 2010. Protecting FPGAs from power analysis. Tech. rep., Cryptography Research Inc.Google Scholar
- Saputra, H., Narayanan, V., Kandemir, M., Irwin, M. J., Brooks, R., and Zhang, S. K. W. 2003. Masking the energy behavior of DES encryption. IEE Proc. Comput. Digital Techn. 84--89.Google Scholar
- Schneier, B. 1996. Applied Cryptography, Protocols, Algorithms, and Source Code in C. John Wiley, New York, NY. Google ScholarDigital Library
- Sen, S., Hossain, S. I., Islam, K., Chowdhuri, D. R., and Chaudhuri, P. P. 2003. Cryptosystem designed for embedded system security. In Proceedings of the 16th International Conference on VLSI Design. 271--276. Google ScholarDigital Library
- Tiri, K. and Verbauwhede, I. 2003. Securing encryption algorithms against DPA at the logic level: next generation smart card technology. In Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. 125--136.Google Scholar
- Wagner, D. and Waddle, J. 2004. Towards efficient second-order power analysis. In Proceedings of the International Workshop on Cryptographic Hardware & Embedded Systems. 1--15.Google Scholar
- Xian, C., Lu, Y. H., and Li, Z. 2008. Dynamic voltage scaling for multitasking real-time systems with uncertain execution time. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 27, 8, 1467--1478. Google ScholarDigital Library
- Zhai, B., Blaauw, D., Sylvester, D., and Flautner, K. 2004. Theoretical and practical limits of dynamic voltage scaling. In Proceedings of the 41st Annual Design Automation Conference. 868--873. Google ScholarDigital Library
Index Terms
- Power Analysis Attack Resistance Engineering by Dynamic Voltage and Frequency Scaling
Recommendations
Dynamic voltage & frequency scaling with online slack measurement
FPGA '14: Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arraysTiming margins in FPGAs are already significant and as process scaling continues they will have to grow to guarantee operation under increased variation. Margins enforce worst-case operation even in typical conditions and result in devices operating ...
Rank based dynamic voltage and frequency scaling fortiled graphics processors
CODES/ISSS '10: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesisWith increasing interest in sophisticated graphics capabilities in mobile systems, energy consumption of graphics hardware is becoming a major design concern in addition to the traditional performance enhancement criteria. Our study of various modern ...
The limit of dynamic voltage scaling and insomniac dynamic voltage scaling
Dynamic voltage scaling (DVS) is a popular approach for energy reduction of integrated circuits. Current processors that use DVS typically have an operating voltage range from full to half of the maximum Vdd. However, there is no fundamental reason why ...
Comments