ABSTRACT
This paper presents a tag design approach for memory data integrity protection. The approach is area, power and memory efficient, suitable to embedded systems that often suffer from stringent resource restriction. Experiments have been performed to compare the proposed approach with the state-of-the-art designs, which demonstrate that the approach can produce a memory data protection design with a low resource cost - achieving overhead savings of about 39% on chip area, 45% on power consumption, 65% on performance, and 12% on memory cost while maintaining the same or higher security level.
- M. Blum, W. Evans, P. Gemmell, S. Kannan, and M. Naor. Checking the correctness of memories. In Algorithmica, pages 90--99, 1995. Google ScholarDigital Library
- D. Lie, C. Thekkath, M. Mitchell, P. Lincoln, D. Boneh, J. Mitchell, and M. Horowitz. Architectural support for copy and tamper resistant software. In 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 168 -- 177, 2000. Google ScholarDigital Library
- G. E. Suh, D. Clarke, B. Gasend, M. van Dijk, and S. Devadas. AEGIS: architecture for tamper-evident and tamper-resistant processing. In International Conference on SuperComputing, 2003. Google ScholarDigital Library
- G. E. Suh, D. Clarke, B. Gasend, M. van Dijk, and S. Devadas. Efficient memory integrity verification and encryption for secure processor. In 36th International Symposium on Microarchitecture, 2003. Google ScholarDigital Library
- R.C. Merkle. Protocols for public key cryptosystems. In Proceedings of the 1980 Symposium on Security and Privacy, pages 122 -- 34, 1980.Google ScholarCross Ref
- B. Gassend, G.E. Suh, D. Clarke, M. van Dijk, and S. Devadas. Caches and hash trees for efficient memory integrity verification. pages 295 -- 306, 2003. Google ScholarDigital Library
- R. Elbaz, D. Champagne, R.B. Lee, and L. Torres. Tec-tree: a low-cost, parallelizable tree for efficient defense against memory replay attacks. In Cryptographic Hardware and Embedded Systems (CHES), pages 289--302, 2007. Google ScholarDigital Library
- P. Rogaway, M. Bellare, J. Black, and T. Krovetz. OCB: a block-cipher mode of operation for efficient authenticated encryption. In ACM conference on Computer and communications Security, 2001. Google ScholarDigital Library
- D.A. McGrew and J. Viega. The galois counter mode of operation (GCM). Technical report, Submission to National Institute of Standards and Technology, Federal Information Processing Standards, 2004.Google Scholar
- A. Rogers and A. Milenkovic. Security extensions for integrity and confidentiality in embedded processors. Microprocessors and Microsystems, 33(5--6):398 -- 414, 2009. Google ScholarDigital Library
- C. Yan, B. Rogers, D. Englender, D. Solihin, and M. Prvulovic. Improving cost, performance, and security of memory encryption and authentication. In 33rd International Symposium on Computer Architecture, 2006. Google ScholarDigital Library
- C Fruhwirth. New methods in hard disk encryption. Technical report, Institute for Computer Languages, Theory and Logic Group, Vienna University of Technology, 2005.Google Scholar
- C. Meyer and S. Matyas. Cryptography: A New Dimension in Computer Data Security. John Wiley & Sons, 1982.Google Scholar
- J. Banks and B. L. Nelson. Discrete-event system simulation. Prentice Hall, 2010.Google Scholar
- Tensilica. Xtensa customizable processor. http://www.tensilica.com.Google Scholar
- M.R. Guthaus and J. S. Ringenberg. Mibench: a free, commercially representiative embedded benchmark suite. In IEEE 4th Annual Workshop on Workload Characterization, 2001. Google ScholarDigital Library
- Mentor Graphics Corp. http://www.mentor.com.Google Scholar
- Design compiler. Synopsys Inc. (http://www.synopsys.com).Google Scholar
- FIPS Pub. 197. Specification for the advanced encryption standard (AES). Technical report, National Institute of Standards and Technology, Federal Information Processing Standards, 2001.Google Scholar
- EasyFitXL. Easyfitxl. http://www.mathwave.com/articles/fit-distributions-excel.html.Google Scholar
Index Terms
- A cost-effective tag design for memory data authentication in embedded systems
Recommendations
A compiler assisted wear leveling for morphable PCM in embedded systems
Phase change memory (PCM) is considered as a promising alternative of DRAM-based main memory in embedded systems. A PCM cell can be dynamically programmed to be in either multiple-level cell(MLC) mode or single-level cell(SLC) mode. With this morphable ...
Cost-Efficient Memory Architecture Design of NAND Flash Memory Embedded Systems
ICCD '03: Proceedings of the 21st International Conference on Computer DesignNAND flash memory has become an indispensable component in embedded systems because of its versatile features such as non-volatility, solid-state reliability, low cost and high density. Even though NAND flash memory gains popularity as data storage, it ...
External memory page remapping for embedded multimedia systems
LCTES '07: Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systemsAs memory speeds and bus capacitances continue to rise, external memory bus power will make up an increasing portion of the total system power budget for system-on-a-chip embedded systems. Both hardware and software approaches can be explored to balance ...
Comments