Jiale Liang
Skip Abstract Section
Abstract
The impact of wordline/bitline metal wire scaling on the write/read performance, energy consumption, speed, and reliability of the cross-point memory array is quantitatively studied for technology nodes down to single-digit nm. The impending resistivity increase in the Cu wires is found to cause significant decrease of both write and read window margins at the regime when electron surface scattering and grain boundary scattering are substantial. At deeply-scaled device dimensions, the wire energy dissipation and wire latency become comparable to or even exceed the intrinsic values of memory cells. The large current density flowing through the wordlines/bitlines raises additional reliability concerns for the cross-point memory array. All these issues are exacerbated at smaller memory resistance values and larger memory array sizes. They thereby impose strict constraints on the memory device design and preclude the realization of large-scale cross-point memory array with minimum feature sizes beyond the 10 nm node. A rethink in the design methodology of cross-point memory to incorporate and mitigate the scaling effects of wordline/bitline is necessary. Possible solutions include the use of memory wires with better conductivity and scalability, memory arrays with smaller partition sizes, and memory elements with larger resistance values and resistance ratios.
- Aratani, K., Ohba, K., et al. 2007. A novel resistance memory with high scalability and nanosecond switching. In Proceedings of the International Electron Devices Meeting. IEEE. 783--786.Google Scholar
Cross Ref
- Bez, R. and Pirovano, A. 2004. Non-volatile memory technologies: Emerging concepts and new materials. Mater. Sci. Semicond. Process. 7, 349--355.Google ScholarCross Ref
- Cheng, C. H., Chin, A., and Yeh, F. S. 2010. Novel Ultra-low power RRAM with good endurance and retention. In Proceedings of the Symposium on VLSI Technology. 85--86.Google Scholar
- Cheng, C. H., Tsai, C. Y., Chin, A., and Yeh, F. S. 2010. High performance ultra-low energy RRAM with good retention and endurance. In Proceedings of the International Electron Devices Meeting. IEEE, 19.4.1--19.4.4.Google Scholar
- Fuchs, K. 1938. The conductivity of thin metallic films according to the electron theory of metals. Math. Proc. Cambridge Philos. Soc. 34, 100--108.Google ScholarCross Ref
- Gonzalez, R. and Horowitz, M. 1996. Energy dissipation in general purpose microprocessors. IEEE J. Solid-State Circuits 31, 1277--1284.Google ScholarCross Ref
- Ho, C., Hsu, C.-L., Chen, C.-C., Liu, J.-T., Wu, C.-S., Huang, C.-C., Hu, C., and Yang, F.-L. 2010. 9nm half-pitch functional resistive memory cell with <1mA programming current using thermally oxidized sub-stoichiometric WOx film. In Proceedings of the International Electron Devices Meeting. IEEE, 19.1.1--19.1.4.Google Scholar
- ITRS emerging memroy chapter. 2011.Google Scholar
- Josell, D., Brongersma, S. H., and Tokei, Z. 2009. Size-dependent resistivity in nanoscale interconnects. Annu. Rev. Mater. Res. 39, 231--254.Google ScholarCross Ref
- Kapur, P., McVittie, J. P., and Saraswat, K. C. 2002. Technology and reliability constrained future copper interconnects. I. Resistance modeling. IEEE Trans. Electron Devices 49, 590--597.Google ScholarCross Ref
- Kim, W., Park, S. I., Zhang, Z., Yang-Liauw, Y., Sekar, D., Wong, H.-S. P., and Wong, S. S. 2011. Forming-free nitrogen-doped AlOx RRAM with sub-mA programming current. In Proceedings of the Symposium on VLSI Technology. 22--23.Google Scholar
- Kitada, H., Suzuki, T., et al. 2007. The influence of the size effect of copper interconnects on RC delay variability beyond 45nm technology. In Proceedings of the International Interconnect Technology Conference. IEEE, 10--12.Google ScholarCross Ref
- Koo, K.-H., Cho, H., Kapur, P., and Saraswat, K. C. 2007. Performance comparisons between carbon nanotubes, optical, and cu for future high-performance on-chip interconnect applications. IEEE Trans Electron Devices 54, 3206--3215.Google ScholarCross Ref
- Koo, K.-H., Kapur, P., and Saraswat, K. C. 2009. Compact performance models and comparisons for gigascale on-chip global interconnect technologies. IEEE Trans. Electron Devices 56, 1787--1798.Google ScholarCross Ref
- Lee, H. Y., Chen, Y. S., et al. 2010. Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance. In Proceedings of the International Electron Devices Meeting (IEDM). IEEE. 19.7.1--19.7.4.Google Scholar
- Lee, K.-J., Chandrakasan, A. P., and Kong, J. 2011. Breakdown Current Density of CVD-Grown Multilayer Graphene Interconnects. IEEE Electron Device Letters 32, 557--559.Google ScholarCross Ref
- Liang, J. and Wong, H. S. P. 2010. Cross-point memory array without cell selectors: Device characteristics and data storage pattern dependencies. IEEE Trans. Electron Devices 57, 2531--2538.Google ScholarCross Ref
- Liang, J. and Wong, H. S. P. 2010. Size limitation of cross-point memory array and its dependence on data storage pattern and device parameters. In Proceedings of the International Interconnect Technology Conference. IEEE.Google Scholar
- Liang, J., Jeyasingh, R. G. D., Chen, H.-Y., and Wong, H. P. 2012. An ultra-low reset current cross-point phase change memory with carbon nanotube electrodes. IEEE Trans Electron Devices 59, 1155--1163.Google ScholarCross Ref
- Liang, J., Yeh, S., Wong, S. S., and Wong, H. S. P. 2012. Scaling challenges for the cross-point resistive memory array to sub-10nm node: An Interconnect Perspective. In Proceedings of the 4th International Memory Workshop. IEEE.Google Scholar
- Lin, Y.-Y., Lee, F.-M., Chen, Y.-C., Chien, W.-C., Yeh, C.-W., Hsieh, K.-Y., and Lu, C.-Y. 2010. A novel tite buffered Cu-GeSbTe/SiO2 electrochemical resistive memory (ReRAM). In Proceedings of the Symposium on VLSI Technology. 91--92.Google Scholar
- Mayadas, A. F. and Shatzkes, M. 1970. Electrical-resistivity model for polycrystalline films: The case of arbitrary reflection at external surfaces. Phys. Rev. B 1, 1382.Google ScholarCross Ref
- Meindl, J. D. 2003. Interconnect opportunities for gigascale integration. IEEE Micro 23, 28--35. Google ScholarDigital Library
- Murali, R., Yang, Y., Brenner, K., Beck, T., and Meindl, J. D. 2009. Breakdown current density of graphene nanoribbons. Appl. Phys. Lett. 94, 243114--3.Google ScholarCross Ref
- Mustafa, J. 2006. Design and analysis of future memories based on switchable resistive elements. Ph.D. thesis, RWTH Aachen University.Google Scholar
- Mustafa, J. and Waser, R. 2006. A Novel Reference Scheme for Reading Passive Resistive Crossbar Memories. IEEE Trans. Nanotechnol. 5, 687--691. Google ScholarDigital Library
- Naeemi, A., Sarvari, R., and Meindl, J. D. 2005. Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI). IEEE Electron Device Letters, 26, 84--86.Google ScholarCross Ref
- Oh, J. H., Park, J. H., et al. 2006. Full Integration of Highly Manufacturable 512Mb PRAM based on 90nm Technology. In Proceedings of the International Electron Devices Meeting.Google ScholarCross Ref
- Rossnagel, S. M. and Kuan, T. S. 2004. Alteration of Cu conductivity in the size effect regime. J. Vac. Sci. Technol., B, 22, 240--247.Google ScholarCross Ref
- Rossnagel, S. M., Wisnieff, R., Edelstein, D., and Kuan, T. S. 2005. Interconnect issues post 45nm. In Proceedings of the International Electron Devices Meeting. IEEE, 89--91.Google Scholar
- Sakurai, T. and Tamaru, K. 1983. Simple formulas for two- and three-dimensional capacitances. IEEE Trans Electron Devices 30, 183--185.Google ScholarCross Ref
- Sarvari, R., Naeemi, A., Venkatesan, R., and Meindl, J. D. 2005. Impact of size effects on the resistivity of copper wires and consequently the design and performance of metal interconnect networks. In Proceedings of the International Interconnect Technology Conference. IEEE. 197--199.Google Scholar
- Steinhogl, W., Schindler, G., Steinlesberger, G., Traving, M., and Engelhardt, M. 2005. Comprehensive study of the resistivity of copper wires with lateral dimensions of 100 nm and smaller. J. Appl. Phys. 97, 023706.Google ScholarCross Ref
- Wei, B. Q., Vajtai, R., and Ajayan, P. M. 2001. Reliability and current carrying capacity of carbon nanotubes. Appl. Phys. Lett. 79, 1172--1174.Google ScholarCross Ref
- Wong, H.-S. P., Raoux, S., Kim, S., Liang, J., Reifenberg, J. P., Rajendran, B., Asheghi, M., and Goodson, K. E. 2010. Phase Change Memory. Proc. IEEE 98, 2201--2227.Google ScholarCross Ref
- Wu, W., Brongersma, S. H., Van Hove, M., and Maex, K. 2004. Influence of surface and grain-boundary scattering on the resistivity of copper in reduced dimensions. Appl. Phys. Lett. 84, 2838--2840.Google ScholarCross Ref
- Wu, Y., Chai, Y., Chen, H.-Y., Yu, S., and Wong, H.-S. P. 2011. Resistive switching AlOx-based memory with CNT electrode for ultra-low switching current and high density memory application. In Proceedings of the Symposium on VLSI Technology. 26--27.Google Scholar
- Zeng, Z. M., Amiri, P. K., et al. 2011. Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells. Appl. Phys. Lett. 98, 072512--3.Google ScholarCross Ref
- Zhang, W., Brongersma, S. H., Li, Z., Li, D., Richard, O., and Maex, K. 2007. Analysis of the size effect in electroplated fine copper wires and a realistic assessment to model copper resistivity. J. Appl. Phys. 101, 063703.Google ScholarCross Ref
- Ziegler, M. M. and Stan, M. R. 2002. Design and analysis of crossbar circuits for molecular nanoelectronics. In Proceedings of the 2nd IEEE Conference on Nanotechnology. 323--327.Google Scholar
Index Terms
- Effect of Wordline/Bitline Scaling on the Performance, Energy Consumption, and Reliability of Cross-Point Memory Array
Recommendations
Read operation performance of large selectorless cross-point array with self-rectifying memristive device
Memristive device based passive crossbar arrays hold a great promise for high-density and non-volatile memories. A significant challenge of ultra-high density integration of these crossbars is unwanted sneak-path currents. The most common way of ...
Energy efficient Phase Change Memory based main memory for future high performance systems
IGCC '11: Proceedings of the 2011 International Green Computing Conference and WorkshopsPhase Change Memory (PCM) has recently attracted a lot of attention as a scalable alternative to DRAM for main memory systems. As the need for high-density memory increases, DRAM has proven to be less attractive from the point of view of scaling and ...
Reliability-aware cross-point resistive memory design
GLSVLSI '14: Proceedings of the 24th edition of the great lakes symposium on VLSIThe transition metal oxide (TMO) resistive random access memory (ReRAM) has been identified as one of the most promising candidates for the next generation non-volatile memory (NVM) technology. Numerous TMO ReRAMs with different materials have been ...
Comments