A. Chatterjee
ABSTRACT
Due to the use of scaled technologies, high levels of integration and high speeds of today's mixed-signal SoCs, the problem of validating correct operation of the SoC under electrical bugs and that of debugging yield loss due to unmodeled multi-dimensional variability effects is extremely challenging. Precise simulation of all electrical aspects of the design including the interfaces between digital and analog circuitry, coupling across power and ground planes, crosstalk, etc., across all process corners is very hard to achieve in a practical sense. The problem is expected to get worse as analog/mixed-signal/RF devices scale beyond the 45nm node and are more tightly integrated with digital systems than at present. In this context, a post-silicon validation methodology for analog/mixed-signal/RF SoCs is proposed that relies on the use of special stimulus designed to expose differences between observed DUT behavior and its predictive model. The corresponding error signature is then used to identify the likely "type" of electrical bug and its location in the design using nonlinear optimization algorithms. Results of trial experiments on RF devices are presented.
- Henry Chang, K. Kundert, "Verification of Complex Analog and RF IC Designs," Designers Guide Consulting, Copyright 2007, pp. 1--37.Google Scholar
- K. Muhammad, T. Murphy, R. B. Staszewski, "Verification of RF SoCs: RF, analog, baseband and software," IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, June 11--13, 2006, pp. 361--364.Google Scholar
- Open Verilog International, "Verilog-AMS Language Reference Manual: Analog & Mixed-Signal Extensions to Verilog HDL," version 2.0, www.eda.org/verilogams.Google Scholar
- E. Christen, K. Bakalar, "VHDL-AMS - A Hardware Description Language for Analog and Mixed-signal Applications,". IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, no. 10, Oct. 1999, pp. 1263--1272.Google ScholarCross Ref
- N. Chandra, and G. W. Roberts, "Top-down Analog Design Methodology Using Matlab and Simulink," Proceedings of the 2001 IEEE International Symposium on Circuits and Systems, vol. 5, 2001, pp. 319--322.Google Scholar
- K. Kundert, H. Chang, D. Jefferies, G. Lamant, E. Malavasi, and F. Sendig, "Design of Mixed-signal Systems-on-a-chip," IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, vol. 19, no. 12, Dec. 2000, pp. 1561--1571. Google ScholarDigital Library
- E. Chou and B. Sheu, "Nanometer Mixed-signal System-on-a-chip Design," IEEE Circuits and Devices Magazine, vol. 18, no. 4, July 2002, pp. 7--17.Google ScholarCross Ref
- M. Freibothe, J. Schonherr, B. Straube, "Formal Verification of the Quasi-static Behavior of Mixed-signal Circuits by Property Checking," Electrical Notes in Theoretical Computer Science 153, Elsevier Science 2006, pp 23--25. Google ScholarDigital Library
- C. Myers and R. Harrison, "The Case for Analog Circuit Verification," Electrical Notes in Theoretical Computer Science 153, Elsevier Science 2006, pp 53--63. Google ScholarDigital Library
- A. Balivada, Y. V. Hoskote and J. A. Abraham, "Verification of Transient Response of Linear Analog Circuits," Proceedings 13th IEEE VLSI Test Symposium, pp. 42--47, April 30 - May 3, 1995. Google ScholarDigital Library
- J. Roh, S. Seshadri and J. A. Abraham, "Verification of Delta-Sigma Converters Using Adaptive Regression Modeling," IEEE/ACM International Conference on Computer Aided Design, pp. 182--187, November 2000. Google ScholarDigital Library
- N. August, "A Robust and Efficient Pre-Silicon Validation Environment for Mixed-Signal Circuits on Intel's Test Chips," in Quality Electronic Design, 2008. ISQED 2008. 9th International Symposium on, 2008, pp. 423--428. Google ScholarDigital Library
- Y. C. Pan, U. A. Mughal, M. C. Rifani, and T. M. Wilson, "Mixed Signal Validation of the Intel Pentium 4 Microprocessor Power-up Sequence," in Electrical Performance of Electronic Packaging, 2003, 2003, pp. 163--166.Google ScholarCross Ref
- V. Bopanna, S. P. Rajan, K. Takayama and M. Fujita, "Model Checking Based on Sequential ATPG," Proceedings of Computer-Aided Verification, July 1999, pp. 418--429. Google ScholarDigital Library
- G. Parthasarathy, C.-Y. Huang and K.-T. Cheng, "An Analysis of ATPG and SAT Algorithms for Formal Verification," Proceedings of High-Level Design Validation and Test Workshop, November 2001, pp. 177--182. Google ScholarDigital Library
- J. A. Abraham, V. M. Vedula, and D. G. Saab "Verifying Properties Using Sequential ATPG," Proc. of the Intl. Test Conf., Oct. 2002, pp. 194--202 Google ScholarDigital Library
- D. G. Saab, J. A. Abraham, and V. M. Vedula "Formal Verification Using Bounded Model Checking: SAT Versus Sequential ATPG Engines," Proc. of the VLSI Design, Jan 2003. Google ScholarDigital Library
- Sung-Boem Park; Mitra, S., "IFRA: Instruction Footprint Recording and Analysis for Post-silicon Bug Localization in Processors," Design Automation Conference, 2008. 45th ACM/IEEE, pp. 373--378, 8--13, June 2008. Google ScholarDigital Library
- Ted Hong, Yanjing Li, Sung-Boem Park, Diana Mui, David Lin, Ziyad Abdel Kaleq, Nagib Hakim, Helia Naeimi, Donald S. Gardner, Subhasish Mitra, "Quick Error Detection Tests for Effective Post-Silicon Validation", International Test Conference, 2010, pp. 73--82.Google Scholar
- A. Banerjee and A. Chatterjee, "Optimized Multitone Test Stimulus Driven Diagnosis of RF Transceivers Using Model Parameter Estimation," Proceedings, VLSI Design Conference, Jan 2011, to appear. Google ScholarDigital Library
- Devarakond, S. K.; Sen, S.; Bhattacharya, S.; Chatterjee, A.; "Concurrent Device/Specification Cause--Effect Monitoring for Yield Diagnosis Using Alternate Diagnostic Signatures," Design & Test of Computers, IEEE, vol. 29, no. 1, pp. 48--58, Feb. 2012 Google ScholarDigital Library
Index Terms
- Validation signature testing: a methodology for post-silicon validation of analog/mixed-signal circuits
Recommendations
Overcoming post-silicon validation challenges through quick error detection (QED)
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeExisting post-silicon validation techniques are generally ad hoc, and their cost and complexity are rising faster than design cost. Hence, systematic approaches to post-silicon validation are essential. Our research indicates that many of the ...
Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor
DAC '11: Proceedings of the 48th Design Automation ConferenceThe growing importance of post-silicon validation in ensuring functional correctness of high-end designs has increased the need for synergy between the pre-silicon verification and post-silicon validation. This synergy starts with a common verification ...
Post-silicon validation opportunities, challenges and recent advances
DAC '10: Proceedings of the 47th Design Automation ConferencePost-silicon validation is used to detect and fix bugs in integrated circuits and systems after manufacture. Due to sheer design complexity, it is nearly impossible to detect and fix all bugs before manufacture. Post-silicon validation is a major ...
Comments