Kuan-Hsien Ho
ABSTRACT
Capacitance-ratio mismatch in a switched-capacitor circuit could significantly degrade circuit performance. In the nanometer era, the parasitic effects and lengths of interconnects both have significant impacts on the capacitance ratio. This paper presents the first routing work for the problem of coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits. The router adopts a two-stage approach of topology generation followed by detailed routing to route unit capacitors such that the coupling-aware wire length ratio can match the desired capacitance ratio. Given a length ratio, in particular, the length-ratio-matching routing problem can be handled by transforming the problem into an easier classical wirelength minimization one. Experimental results show that our algorithm can solve the addressed problem with substantially smaller costs.
- L. Baldi, B. Franzini, D. Pandini, and R. Zafalon, "Design solutions for the interconnection parasitic effects in deep sub-micron technologies," Elsevier ME, vol. 55 (1--4), pp. 11--18, 2001. Google Scholar
Digital Library
- J. Cohn, D. Garrod, R. Rutenbar, and L. Carley, "KOAN/ANAGRAM II: New tools for device-level analog placement and routing," IEEE JSSC, vol. 26, no. 3, pp. 330--342, 1991.Google ScholarCross Ref
- D. Garrod, R. Rutenbar, and L. Carley, "Automatic layout of custom analog cells in ANAGRAM," in Proc. ICCAD, pp. 544--547, 1988.Google Scholar
- P.-H. Lin, H.-C. Yu, T.-H. Tsai, and S.-C. Lin, "A matching-based placement and routing system for analog design," in Proc. VLSI-DAT, pp. 1--4, 2007.Google Scholar
- C.-W. Lin, S.-Y, Chen, C.-F. Li, Y.-W. Chang, and C.-L. Yang, "Obstacle-avoiding rectilinear Steiner tree construction based on spanning graphs," IEEE TCAD, vol. 27, no. 4, pp. 643--653, 2008. Google ScholarDigital Library
- C.-W. Lin, J.-M. Lin, Y.-C. Chiu, C.-P. Huang, and S.-J. Chang, "Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits," in Proc. DAC, pp. 528--533, 2011. Google ScholarDigital Library
- J. Lou, S. Krishnamoorthy, and H. S. Sheng, "Estimating routing congestion using probabilistic analysis," IEEE TCAD, vol. 21, no. 1, pp. 32--41, 2002. Google ScholarDigital Library
- J. Ousterhout, "Corner Stitching: A data-structuring technique for VLSI layout tools," IEEE TCAD, vol. 3, no. 1, pp. 87--100, 1984. Google ScholarDigital Library
- M. M. Ozdal and M. D. F. Wong, "Two-layer bus routing for high-speed printed circuit boards," ACM TODAES, vol. 11, no. 1, pp. 213--227, January 2006. Google ScholarDigital Library
- M. M. Ozdal and M. D. F. Wong, "Algorithmic study of single-layer bus routing for high-speed boards," IEEE TCAD, vol. 25, no. 3, pp. 490--503, 2006. Google ScholarDigital Library
- M. M. Ozdal and M. D. F. Wong, "A length-matching routing algorithm for high-performance printed circuit boards," IEEE TCAD, vol. 25, no. 12, pp. 2784--2794, 2006. Google ScholarDigital Library
- M. M. Ozdal and R.-F. Hentschke, "Exact route matching algorithms for analog and mixed signal integrated circuits," in Proc. ICCAD, pp. 231--238, 2009. Google ScholarDigital Library
- W. Wolf, "Fabrication and Layout," in Modern VLSI Design: A Systems Approach, pp. 27--82, 1994.Google Scholar
- J. Xiong and L. He, "Probabilistic congestion model considering shielding for crosstalk reduction," in Proc. ASP-DAC, pp. 739--742, 2005. Google ScholarDigital Library
- T. Yan and M. D. F. Wong, "BSG-Route: A length-matching router for general topology," in Proc. ICCAD, pp. 499--505, 2008. Google ScholarDigital Library
- L. Zhang, U. Kleine, R. Raut, and Y. Jiang, "Aladin: A layout synthesys tool for analog integrated circuits," Springer AICSP, vol. 46, no. 3, pp. 215--230, 2006. Google ScholarDigital Library
Index Terms
- Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits
Recommendations
Coupling-Aware Length-Ratio-Matching Routing for Capacitor Arrays in Analog Integrated Circuits
Capacitance-ratio mismatch in a switched-capacitor circuit could significantly degrade circuit performance. In the nanometer era, the parasitic effects and lengths of interconnects both have significant impacts on the capacitance ratio. This paper ...
Simultaneous analog placement and routing with current flow and current density considerations
DAC '13: Proceedings of the 50th Annual Design Automation ConferenceCurrent-flow and current-density are two major considerations for placement and routing of analog layout synthesis. The current-flow constraints are specified to the critical nets with monotonic current/signal paths to reduce parasitic impacts. The ...
Non-uniform multilevel analog routing with matching constraints
DAC '12: Proceedings of the 49th Annual Design Automation ConferenceSymmetry, topology-matching, and length-matching constraints are three major routing considerations to improve the performance of an analog circuit. Symmetry constraints are specified to route matched nets symmetrically with respect to some common axes. ...
Comments