Shashikanth Bobba
Skip Abstract Section
Abstract
3D Monolithic Integration (3DMI), also termed as sequential integration, is a potential technology for future gigascale circuits. In 3DMI technology the 3D contacts, connecting different active layers, are in the order of few 100nm. Given the advantage of such small contacts, 3DMI enables fine-grain (gate-level) partitioning of circuits. In this work we present three cell transformation techniques for standard cell-based ICs with 3DMI technology. As a major contribution of this work, we propose a design flow comprising of a cell transformation technique, cell-on-cell stacking, and a physical design technique (CELONCELPD) aimed at placing cells transformed with cell-on-cell stacking. We analyze and compare various cell transformation techniques for 3DMI technology without disrupting the regularity of the IC design flow. Our experiments demonstrate the effectiveness of CELONCEL design technique, yielding us an area reduction of 37.5%, 16.2% average reduction in wirelength, and 6.2% average improvement in overall delay, compared with a 2D case when benchmarked across various designs in 45nm technology node.
- Batude, P., Vinet, M., Pouydebasque, A., Clavelier, L., Previtali, B., et al. 2008a. Enabling 3D monolithic integration. In Proceedings of the Electro-Chemical Society Spring Meeting (ECS'08). Vol. 16, 47.Google Scholar
Cross Ref
- Batude, P., Jaud, M.-A., Thomas, O., Clavelier, L., Pouydebasque, A., et al. 2008b. 3d cmos integration: Introduction of dynamic coupling and application to compact and robust 4t sram. In Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology and Tutorial (ICICDT'08). 281--284.Google ScholarCross Ref
- Batude, P., Vinet, M., Pouydebasque, A., Le Royer, C., Previtali, B., et al. 2009a. Advances in 3d cmos sequential integration. In Proceedings of the IEEE International Electronic Devices Meeting (IEDM'09). 1--4.Google ScholarCross Ref
- Batude, P., Vinet, M., Pouydebasque, A., Le Royer, C., Previtali, B., et al. 2009b. GeOI and soi 3d monolithic cell integrations for high density applications. In Proceedings of the Symposium on VLSI Technology. 166--167.Google Scholar
- Batude, P., Vinet, M., Xu, C., Previtali, B., Tabone, C., et al. 2011. Demonstration of low temperature 3d sequential fdsoi integration down to 50nm gate length. In Proceedings of the IEEE Symposium on VLSI Technology. 158--159.Google Scholar
- Bobba, S., Chakraborty, A., Thomas, O., Batude, P., Pavlidis, V. F., and de Micheli, G. 2010. Performance analysis of 3D monolithic integrated circuits. In Proceedings of the IEEE International 3D Systems Integration Conference (3DIC'10). 1--4.Google Scholar
- Bobba, S., Chakraborty, A., Thomas, O., Batude, P., Ernst, T., et al. 2011. CELONCEL: Effective design technique for 3d monolithic integration targeting high performance integrated circuits. In Proceedings of the 16th Asia and South Pacific Design Automation Conference (ASP-DAC'11). 336--343. Google ScholarDigital Library
- Chakraborty, A., Kumar, A., and Pan, D. Z. 2009. Regplace: A high quality open-source placement framework for structured asics. In Proceedings of the 46th ACM/IEEE Design Automation Conference (DAC'09). 442--447. Google ScholarDigital Library
- Chan, T. F., Cong, J., Shinnerl, J. R., Sze, K., and Xie, M. 2006. MPL6: Enhanced multilevel mixed-size placement. In Proceedings of the International Symposium on Physical Design (ISPD'06). ACM Press, New York, 212--214. Google ScholarDigital Library
- Cong, J., Luo, G., Wei, J., and Zhang, Y. 2007. Thermal-aware 3d ic placement via transformation. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'07). IEEE Computer Society, Washington, DC, 780--785.Google Scholar
- Das, S., Chandrakasan, A., and Reif, R. 2003. Design tools for 3d integrated circuits. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'03). 53--56. Google ScholarDigital Library
- Deng, Y. and Maly, W. P. 2001. Interconnect characteristics of 2.5-D system integration scheme. In Proceedings of the International Symposium on Physical Design (ISPD'01). ACM Press, New York, 171--175. Google ScholarDigital Library
- Encounter. 2013. SOC encounter tool. http://www.cadence.com/products/di/soc_encounter/pages/default.aspx.Google Scholar
- Gurobi. 2013. Gurobi optimization. http://www.gurobi.com/.Google Scholar
- Havemann, R. H. and Hutchby, J. A. 2001. High-performance interconnects: An integration overview. Proc. IEEE 89, 5, 586--601.Google ScholarCross Ref
- Ieong, M., Guarini, K. W., Chan, V., Bernstein, K., Joshi, R., Kedzierski, J., and Haensch, W. 2003. Three dimensional cmos devices and integrated circuits. In Proceedings of the IEEE Custom Integrated Circuits Conference. 207--213.Google Scholar
- ITC99. 1999. http://www.cerc.utexas.edu/itc99-benchmarks/bendoc1.html.Google Scholar
- Itrs. 2009. www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables.Google Scholar
- Jiang, Z.-W., Cheny, T.-C., Hsuy, T.-C., Chenz, H.-C., and Changyz, Y.-W. 2006. Ntuplace2: A hybrid placer using partitioning and analytical techniques. In Proceedings of the International Symposium on Physical Design (ISPD'06). 215--217. Google ScholarDigital Library
- Jung, S.-M, Jang, J., Cho, W., Moon, J., Kwak, K., et al. 2004. The revolutionary and truly 3-dimensional 25f2 sram technology with the smallest s3 (stacked single-crystal si) cell, 0.16um2, and sstft (stacked single-crystal thin film transistor) for ultra high density sram. In Proceedings of the Symposium on VLSI Technology, Digest of Technical Papers. 228--229.Google Scholar
- Jung, S.-M., Lim, H., Yeo, C., Kwak, K., Son, B., et al. 2007. High speed and highly cost effective 72m bit density s3 sram technology with doubly stacked si layers, peripheral only cosix layers and tungsten shunt w/l scheme for standalone and embedded memory. In Proceedings of the Symposium on VLSI Technology. 68--69. http://toc.proceedings.com/02217webtoc.pdf.Google Scholar
- Kim, H. S., Xue, L., Kumar, A., and Tiwari, S. 2002. Fabrication and electrical properties of buried tungsten structure for direct three dimensional integration. In Proceedings of the International Conference on Solid State Device and Materials (SSDM'02).Google Scholar
- Kim, D. H., Athikulwongse, K., and Lim, S. K. 2009. A study of through-silicon-via impact on the 3d stacked ic layout. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers (ICCAD'09). 674--680. Google ScholarDigital Library
- Koester, S. J., Young, A. M., Yu, R. R., Purushothaman, S., Chen, K.-N., La Tulipe, D. C., Rana, N., Shi, L., Wordeman, M. R., and Sprogis, E. J. 2008. Wafer-level 3d integration technology. IBM J. Res. Devel. 52, 6, 583--597. Google ScholarDigital Library
- Lin, M., El-Gamal, A., Lu, Y.-C., and Wong, S. 2007. Performance benefits of monolithically stacked 3d fpga. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 26, 2, 216--229. Google ScholarDigital Library
- Loh, G. H., Xie, Y., and Black, B. 2007. Processor design in 3d die-stacking technologies. IEEE Micro 27, 3, 31--48. Google ScholarDigital Library
- Mentor. 2013. Calibre xrc. http://www.mentor.com/products/ic_nanometer_design/verification-signoff/circuit-verification/calibre-xrc/.Google Scholar
- Mit. 2013. 3D Design Kits, version 3DEM.Google Scholar
- Nangate. 2013. 45nm library. http://www.nangate.com/.Google Scholar
- Opencores. 2013. www.opencores.org.Google Scholar
- Pavlidis, V. and Friedman, E. 2009. Three-Dimensional Integrated Circuit Design. Morgan Kaufmann. Google ScholarDigital Library
- Roy, J. A., Papa, D. A., Adya, S. N., Chan, H. H., Ng, A. N., Lu, J. F., and Markov, I. L. 2005. Capo: Robust and scalable open-source min-cut floorplacer. In Proceedings of the International Symposium on Physical Design (ISPD'05). Google ScholarDigital Library
- Saraswat, K. C. 2010. 3-D ics: Motivation, performance analysis, technology and applications. In Proceedings of the 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA'10). 1--6.Google ScholarCross Ref
- Sdc. 2013. Synopsys design compiler. http://www.synopsys.com/home.aspx.Google Scholar
- Sillon, N., Astier, A., Boutry, H., Di Cioccio, L., Henry, D., and Leduc, P. 2008. Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ics. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'08). 1--4.Google Scholar
- Son, Y.-H., Lee, J.-W., Kang, P., Kang, M.-G., Kim, J.- B., et al. 2007. Laser induced epitaxial growth (leg) technology for high density 3d stacked memory with high productivity. In Proceedings of the IEEE Symposium on VLSI Technology, Digest of Technical Papers. 80--81.Google Scholar
- Tezzaron. 2013. Wafer stack with super contacts. http://www.tezzaron.com/about/PhotoAlbum/Products/Wafer_Pair_Super-Contacts.html.Google Scholar
- Wong, S., El-Gamal, A., Griffin, P., Nishi, Y., Pease, F., and Plummer, J. 2007. Monolithic 3d integrated circuits. In Proceedings of the International Symposium on VLSI Technology, Systems and Applications. 1--4.Google Scholar
- Yang, X., Wang, M., Kastner, R., Ghiasi, S., and Sarrafzadeh, M. 2003. Congestion reduction during placement with provably good approximation bound. ACM Trans. Des. Autom. Electron. Syst. 8, 3, 316--333. Google ScholarDigital Library
- Zhou, L., Wakayama, C., and Shi, C.-J. R 2006. CASCADE: A standard super-cell design methodology with congestion-driven placement for three-dimensional interconnect-heavy very large scale integrated circuits. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 26, 7, 1270--1282. Google ScholarDigital Library
Index Terms
- Cell transformations and physical design techniques for 3D monolithic integrated circuits
Recommendations
Impact of Electrostatic Coupling and Wafer-Bonding Defects on Delay Testing of Monolithic 3D Integrated Circuits
Monolithic three-dimensional (M3D) integration is gaining momentum, as it has the potential to achieve significantly higher device density compared to 3D integration based on through-silicon vias. M3D integration uses several techniques that are not ...
System Level Benchmarking with Yield-Enhanced Standard Cell Library for Carbon Nanotube VLSI Circuits
The quest for technologies with superior device characteristics has showcased Carbon-Nanotube Field-Effect Transistors (CNFET) into limelight. In this work we present physical design techniques to improve the yield of CNFET circuits in the presence of ...
Designing vertical processors in monolithic 3D
ISCA '19: Proceedings of the 46th International Symposium on Computer ArchitectureA processor laid out vertically in stacked layers can benefit from reduced wire delays, low energy consumption, and a small footprint. Such a design can be enabled by Monolithic 3D (M3D), a technology that provides short wire lengths, good thermal ...
Comments