Abstract
Verifying the trustworthiness of Integrated Circuits (ICs) is of utmost importance, as hardware Trojans may destroy ICs bound for critical applications. A novel methodology combining on-chip structure with external current measurements is proposed to verify whether or not an IC is Trojan free. This method considers Trojans' impact on neighboring cells and on the entire IC's power consumption, and effectively localizes the measurement of dynamic power. To achieve this, we develop a new on-chip ring oscillator network structure distributed across the entire chip and place each ring oscillator's components in different rows of a standard-cell design. By developing novel statistical data analysis, the effect of process variations on the ICs' transient power will be separated from the effect of Trojans. Simulation results using 90nm technology and experimental results on Xilinx Spartan-6 FPGAs demonstrate the efficiency of our proposed method.
- Abramovici, M. and Bradley, P. 2009. Integrated circuit security: New threats and solutions. In Proceedings of the 5th Annual Workshop on Cyber Security and Information Intelligence Research: Cyber Security and Information Intelligence Challenges and Strategies. 13--15. Google ScholarDigital Library
- Agrawal, D., Baktir, S., Karakoyunlu, D., Rohatgi, P., and Sunar, B. 2007. Trojan detection using ic finger-printing. In Proceedings of the IEEE Symposium on Security and Privacy (SP'07). 296--310. Google ScholarDigital Library
- Banga, M. and Hsiao, M. 2008. A region based approach for the identification of hardware trojans. In Proceedings of the IEEE International Workshop on Hardware Oriented Security and Trust (HOST'08). 40--47. Google ScholarDigital Library
- Bushnell, M. and Agrawal, V. 2004. Types of testing. In Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits. Kluwer Academic, 21--24.Google Scholar
- Di, J. and Smith, S. 2007. A hardware threat modeling concept for trustable integrated circuits. In Proceedings of the IEEE Region 5 Technical Conference.Google Scholar
- Digilentinc.Com. 2010. http://digilentinc.com/Products/Detail.cfm?NavPath=2,66,828&Prod=ADEPT2.Google Scholar
- Embabi, S. H. K. 1993. Digital BiCMOS Integrated Circuit Design. Kluwer.Google Scholar
- Iwls Org. 2005. http://iwls.org/iwls2005/benchmarks.html.Google Scholar
- Jha, S. and Jha, S. K. 2008. Randomization based probabilistic approach to detect trojan circuits. In Proceedings of the IEEE High Assurance System Engineering Symposium (HASE'08). 117--124. Google ScholarDigital Library
- Jin, Y. and Makris, Y. 2008. Hardware trojan detection using path delay fingerprint. In Proceedings of the IEEE International Workshop on Hardware Oriented Security and Trust (HOST'08). 1--57. Google ScholarDigital Library
- Jolliffe, I. T. 2002. Principal Component Analysis 2nd Ed. Springer.Google Scholar
- Leinweber, L., Papachristou, C. A., and Bhunia, S. 2008. Towards trojan-free trusted ics: Problem analysis and detection scheme. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'08). 1362--1365. Google ScholarDigital Library
- Li, J. and Lach, J. 2008. At-speed delay characterization for ic authentication and trojan horse detection. In Proceedings of the IEEE International Workshop on Hardware Oriented Security and Trust (HOST'08). 8--14. Google ScholarDigital Library
- Narasimhan, S., Du, D., Chakraborty, R., Paul, S., Wolff, F., Papachristou, C., Roy, K., and Bhunia, S. 2010. Multiple-parameter side-channel analysis: A non-invasive hardware trojan detection approach. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST'10). 13--18.Google Scholar
- Office of the Under Secretary of Defense for Acquisition, Technology, and Logistics. 2005. Report of the defense science board task force on high performance microchip supply. Defense Science Board, US Department of Defense. http://www.acq.osd.mil/dsb/reports/2005-02-HPMSi Report Final.pdf.Google Scholar
- Potkonjak, M., Nahapetian, A., Nelson, M., and Massey, T. 2009. Hardware trojan horse detection using gate-level characterization. In Proceedings of the Design Automation Conference (DAC'09). ACM Press, New York, 688--693. Google ScholarDigital Library
- Preparata, F. P. and Hong, S. J. 1977. Convex hulls of finite sets of points in two and three dimensions. Comm. ACM 20, 2, 87--93. Google ScholarDigital Library
- Rabaey, J. M., Chandrakasan, A., and Nikolic, B. 2003. Digital Integrated Circuits: A Design Perspective 2nd Ed. Prentice Hall.Google Scholar
- Rad, R. M., Plusquellic, J., and Tehranipoor, M. 2008a. Sensitivity analysis to hardware trojans using power supply transient signals. In Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust (HOST'08). 3--7. Google ScholarDigital Library
- Rad, R. M., Wang, X., Tehranipoor, M., and Plusquellic, J. 2008b. Power supply signal calibration techniques for improving detection resolution to hardware trojans. In Proceedings of the IEEE International Conference on Computer-Aided Design. 10--13. Google ScholarDigital Library
- Sakurai, T. and Newton, R. 1990. Alpha-power law mosfet model and its applications to cmos inverter delay and other formulas. IEEE J. Solid-State Circ. 25, 2, 584--594.Google ScholarCross Ref
- Salmani, H., Tehranipoor, M., and Plusquellic, J. 2012. A novel technique for improving hardware trojan detection and reducing trojan activation time. IEEE Trans. VLSI 22, 1, 112--125. Google ScholarDigital Library
- Tehranipoor, M. and Koushanfar, F. 2010. A survey of hardware trojan taxonomy and detection. IEEE Des. Test Comput. 27, 1, 10--25. Google ScholarDigital Library
- Tehranipoor, M., Salmani, H., Zhang, X., Wang, X., and Karri, R. 2011. Trustworthy hardware: Trojan detection and design-for-trust challenges. IEEE Comput. 44, 7, 66--74. Google ScholarDigital Library
- Wang, X., Tehranipoor, M., and Plusquellic, J. 2008a. Detecting malicious inclusions in secure hardware: Challenges and solutions. In Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust (HOST'08). 15--19. Google ScholarDigital Library
- Wang, X., Salmani, H., Tehranipoor, M., and Plusquellic, J. 2008b. Hardware trojan detection and isolation using current integration and localized current analysis. In Proceedingsof the IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems (DFTVS'08). 87--95. Google ScholarDigital Library
- Wolff, F., Papachristou, C., Bhunia, S., and Chakraborty, R. S. 2008. Towards trojan-free trusted ics: Problem analysis and detection scheme. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'08). 1362--1365. Google ScholarDigital Library
- Zhang, X. and Tehranipoor, M. 2011. RON: An on-chip ring oscillator network for hardware trojan detection. In Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition (DATE'11).Google Scholar
- Zhao, S., Roy, K., and Koh, C.-K. 2000. Frequency domain analysis of switching noise on power supply network. ECE Tech. rep. 23. http://docs.lib.purdue.edu/cgi/viewcontent.cgi?article=1023&context=ecetr.Google Scholar
Index Terms
- Detection of trojans using a combined ring oscillator network and off-chip transient power analysis
Recommendations
Experimental analysis of a ring oscillator network for hardware trojan detection in a 90nm ASIC
ICCAD '12: Proceedings of the International Conference on Computer-Aided DesignThe modern integrated circuit (IC) manufacturing process has exposed chip designers to hardware Trojans which threaten circuits bound for critical applications. This paper details the implementation and analysis of a novel ring oscillator network ...
Detecting Hardware Trojans using On-chip Sensors in an ASIC Design
The modern integrated circuit (IC) manufacturing process has exposed the fabless semiconductor industry to hardware Trojans that threaten circuits bound for critical applications. This paper investigates an on-chip sensor's effectiveness for Trojan ...
Design of modified low power CMOS differential ring oscillator using sleepy transistor concept
As the technology feature size shrinks, leakage power is dominating in the total chip power consumption of VLSI circuits. In this work to reduce the leakage power, sleepy transistor technique is used for differential ring oscillator (RO). First design ...
Comments