Moongon Jung
Abstract
Three-dimensional integrated circuit (3D IC) with through-silicon-via (TSV) is believed to offer new levels of efficiency, power, performance, and form-factor advantages over the conventional 2D IC. However, 3D IC involves disruptive manufacturing technologies compared to conventional 2D IC. TSVs cause significant thermomechanical stress that may seriously affect performance, leakage, and reliability of circuits. In this paper, we discuss an efficient and accurate full-chip thermomechanical stress and reliability analysis tool as well as a design optimization methodology to alleviate mechanical reliability issues in 3D ICs. First, we analyze detailed thermomechanical stress induced by TSVs in conjunction with various associated structures such as landing pad and dielectric liner. Then, we explore and validate the linear superposition principle of stress tensors and demonstrate the accuracy of this method against detailed finite element analysis (FEA) simulations. Next, we apply this linear superposition method to full-chip stress simulation and a reliability metric named the von Mises yield criterion. Finally, we propose a design optimization methodology to mitigate the mechanical reliability problems in 3D ICs.
- Athikulwongse, K., Chakraborty, A., Yang, J.S., Pan, D.Z., Lim, S.K. Stress-driven 3D-IC placement with TSV keep-out zone and regularity study. In Proceedings of IEEE International Conference on Computer-Aided Design (2010). Google Scholar
Digital Library
- Athikulwongse, K., Yang, J.S., Pan, D.Z., Lim, S.K. Impact of mechanical stress on the full chip timing for TSV-based 3D ICs. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (2013).Google Scholar
- der Plas, G.V. et al. Design issues and considerations for low-cost 3D TSV IC technology. In IEEE International Solid-State Circuits Conference Digest Technical Papers (2010).Google Scholar
- Fick, D., Dreslinski, R., Giridhar, B., Kim, G., Seo, S., Fojtik, M., Satpathy, S., Lee, Y., Kim, D., Liu, N., Wieckowski, M., Chen, G., Mudge, T., Blaauw, D., Sylvester, S. Centip3De: A cluster-based NTC architecture with 64 ARM Cortex-M3 cores in 3D stacked 130 nm CMOS. IEEE J. Solid-State Circuits 48 (2013).Google Scholar
- Franssila, S. Introduction to Microfabrication, John Wiley and Sons, 2004.Google Scholar
- FreePDK45. http://www.eda.ncsu.edu/wiki/FreePDK.Google Scholar
- International Technology Roadmap for Semiconductors (2012 Update). http://www.itrs.net.Google Scholar
- Jaeger, R.C., Suhling, J.C., Ramani, R., Bradley, A.T., Xu, J. CMOS stress sensors on (100) silicon. IEEE J. Solid-State Circuits 35 (2000).Google Scholar
- Jung, M., Liu, X., Sitaraman, S., Pan, D.Z., Lim, S.K. Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC. In Proceedings of IEEE International Conference on Computer-Aided Design (2011). Google ScholarDigital Library
- Jung, M., Pan, D., Lim, S.K. Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs. In Proceedings of ACM Design Automation Conference (2012). Google ScholarDigital Library
- Karmarkar, A.P., Xu, X., Moroz, V. Performance and reliability analysis of 3D-integration structures employing through silicon via (TSV). In IEEE International Reliability Physics Symposium (2009).Google ScholarCross Ref
- Kim, D.H., Athikulwongse, K., Healy, M.B., Hossain, M.M., Jung, M., Khorosh, I., Kumar, G., Lee, Y.J., Lewis, D.L., Lin, T.W., Liu, C., Panth, S., Pathak, M., Ren, M., Shen, G., Song, T., Woo, D.H., Zhao, X., Kim, J., Choi, H., Loh, G.H., Lee, H.H.S., Lim, S.K. 3D-MAPS: 3D massively parallel processor with stacked memory. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (2012).Google Scholar
- Kim, D.H., Athikulwongse, K., Lim, S.K. A study of through-silicon-via impact on the 3D stacked IC layout. In Proceedings of IEEE International Conference on Computer-Aided Design (2009). Google ScholarDigital Library
- Liu, X., Chen, Q., Dixit, P., Chatterjee, R., Tummala, R.R., Sitaraman, S.K. Failure mechanisms and optimum design for electroplated copper through-silicon vias (TSV). In IEEE Electronic Components and Technology Conference (2009).Google Scholar
- Liu, X., Chen, Q., Sundaram, V., Tummala, R.R., Sitaraman, S.K. Failure analysis of through-silicon vias in free-standing wafer under thermal-shock test. Microelectronics Reliab. 5 (2013).Google Scholar
- Lu, K.H., Zhang, X., Ryu, S.K., Im, J., Huang, R., Ho, P.S. Thermomechanical reliability of 3-D ICs containing through silicon vias. In IEEE Electronic Components and Technology Conference (2009).Google Scholar
- Ong, J.M.G., Tay, A.A.O., Zhang, X., Kripesh, V., Lim, Y.K., Yeo, D., Chen, K.C., Tan, J.B., Hsia, L.C., Sohn, D.K. Optimization of the thermomechanical reliability of a 65 nm Cu/low-k large-die flip chip package. IEEE Trans. Compon. Packag. Tech. 32 (2009).Google Scholar
- Pan, D.Z., Lim, S.K., Athikulwongse, K., Jung, M., Mitra, J., Pak, J., Pathak, M., Seok Yang, J. Design for manufacturability and reliability for TSV-based 3D ICs. In Proceedings of Asia and South Pacific Design Automation Conference, (2012).Google ScholarCross Ref
- Ryu, S.K., Lu, K.H., Zhang, X., Im, J.H., Ho, P.S., Huang, R. Impact of near-surface thermal stresses on interfacial reliability of through-silicon-vias for 3-D interconnects. In IEEE Transactions on Device and Material Reliability (2010).Google Scholar
- Samsung. 16 Gb NAND wafer-level stack with TSV. http://www.samsung.com.Google Scholar
- Xiang, Y., Chen, X., Vlassak, J.J. The mechanical properties of electroplated Cu thin films measured by means of the bulge test technique. In Proceedings of Material Research Society Symposium (2002).Google Scholar
- Xilinx. Virtex-7 FPGA. http://www.xilinx.com/products/silicondevices/3dic/index.htm.Google Scholar
- Yang, J.S., Athikulwongse, K., Lee, Y.J., Lim, S.K., Pan, D.Z. TSV stress aware timing analysis with applications to 3D-IC layout optimization. In Proceedings of ACM Design Automation Conference (2010). Google ScholarDigital Library
- Zhang, J., Bloomfield, M.O., Lu, J.Q., Gutmann, R.J., Cale, T.S. Modeling thermal stresses in 3-D IC interwafer interconnects. In IEEE Trans. Semicond. Manuf. (2006).Google Scholar
- Zhao, X., Scheuermann, M., Lim, S.K. Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs. In Proceedings of ACM Design Automation Conference (2012). Google ScholarDigital Library
Index Terms
- TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC
Recommendations
Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs
DAC '12: Proceedings of the 49th Annual Design Automation ConferenceIn this work, we propose a fast and accurate chip/package thermomechanical stress and reliability co-analysis tool for TSV-based 3D ICs. We also present a design optimization methodology to alleviate mechanical reliability issues in 3D IC. First, we ...
TSV stress aware timing analysis with applications to 3D-IC layout optimization
DAC '10: Proceedings of the 47th Design Automation ConferenceAs the geometry shrinking faces severe limitations, 3D wafer stacking with through silicon via (TSV) has gained interest for future SOC integration. Since TSV fill material and silicon have different coefficients of thermal expansion (CTE), TSV causes ...
TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC
DAC '11: Proceedings of the 48th Design Automation ConferenceIn this work, we propose an efficient and accurate full-chip thermo-mechanical stress and reliability analysis tool and design optimization methodology to alleviate mechanical reliability issues in 3D ICs. First, we analyze detailed thermo-mechanical ...
Comments