Xiang Zhang
ABSTRACT
We propose a prediction of the worst-case noise area of the supply voltage on the power distribution network (PDN). Previous works focus on the worst-peak droop to sign off PDN. In this work, we (1) study the behavior of circuit delay over the worst-area noise (2) study the worst-case noise area of a lumped PDN model (3) develop an algorithm to generate the worst-case current for general PDN cases (4) predict the longest delay of a datapath due to power integrity. Experimental results show that the worst-area noise induces additional delay than that of the worst-peak noise.
- M. Saint-Laurent et al., "Impact of Power-Supply Noise on Timing in High-Frequency Microprocessors," IEEE ADVP, vol. 27, no. 1, pp. 135--144, 2004.Google Scholar
- T. Pialis and K. Phang, "Analysis of Timing Jitter in Ring Oscillators Due to Power Supply Noise," in ISCAS, 2003, pp. 685--688.Google Scholar
- Y.-M. Jiang and K.-T. Cheng, "Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices," in DAC, 1999, pp. 760--765. Google ScholarDigital Library
- L. D. Smith et al., "System Power Distribution Network Theory and Performance with Various Noise Current Stimuli Including Impacts on Chip Level Timing," in CICC, 2009, pp. 621--628.Google Scholar
- M. Popovich, A. Mezhiba, and E. Friedman, Power Distribution Networks with On-Chip Decoupling Capacitors. Springer, 2008. Google ScholarDigital Library
- T.-H. Ding and Y.-S. Li, "Efficient Method for Modeling of SSN Using Time-Domain Impedance Function and Noise Suppression Analysis," IEEE CPMT, vol. 2, no. 3, pp. 510 --520, march 2012.Google Scholar
- P. Du et al., "Worst-Case Noise Prediction with Non-Zero Current Transition Times for Early Power Distribution System Verification," in ISQED, 2010, pp. 624--631.Google Scholar
- J. Kim et al., "Closed-Form Expressions for the Maximum Transient Noise Voltage Caused by an IC Switching Current on a Power Distribution Network," IEEE EMC, vol. 54, no. 5, pp. 1112--1124, 2012.Google Scholar
- A. Waizman and C.-Y. Chung, "Resonant free power network design using extended adaptive voltage positioning (eavp) methodology," IEEE ADVP, vol. 24, no. 3, pp. 236--244, 2001.Google Scholar
- W. Kim, "Estimation of Simultaneous Switching Noise From Frequency-Domain Impedance Response of Resonant Power Distribution Networks," IEEE CMPT, vol. 1, no. 9, pp. 1359--1367, 2011.Google Scholar
- I. Novak et al., "Distributed Matched Bypassing for Board-Level Power Distribution Networks," IEEE ADVP, vol. 25, no. 2, pp. 230--243, 2002.Google Scholar
- D. Kouroussis and F. N. Najm, "A Static Pattern-Independent Technique for Power Grid Voltage Integrity Verification," in DAC, 2003, pp. 99--104. Google ScholarDigital Library
- I. A. Ferzli, F. N. Najm, and L. Kruse, "A Geometric Approach for Early Power Grid Verification Using Current Constraints," in DAC, 2007, pp. 40--47. Google ScholarDigital Library
- M. Ketkar and E. Chiprout, "A Microarchitecture-Based Framework for Pre- and Post-Silicon Power Delivery Analysis," in MICRO, 2009, pp. 179--188. Google ScholarDigital Library
- E. Chiprout, "On-Die Power Grids: The Missing Link," in DAC, 2010, pp. 940--945. Google ScholarDigital Library
- N. H. A. Ghani and F. N. Najm, "Power Grid Verification Using Node and Branch Dominance," in DAC, 2011, pp. 682--687. Google ScholarDigital Library
- S. Huh, M. Swaminathan, and D. Keezer, "Low-noise power delivery network design using power transmission line for mixed-signal testing," in IEEE IMS3TW, 2011, pp. 53--57. Google ScholarDigital Library
- W. Zhao and Y. Cao, "Predictive Technology Model for Nano-CMOS Design Exploration," JETC, vol. 3, no. 1, 2007. Google ScholarDigital Library
- Y. Ogasahara et al., " Validation of a Full-Chip Simulation Model for Supply Noise and Delay Dependence on Average Voltage Drop With On-Chip Delay Measurement," IEEE CAS2, vol. 54, no. 10, pp. 868--872, 2007.Google Scholar
- X. Zhang, Y. Liu, and C.-K. Cheng, "Worst-case noise prediction using power network impedance profile," SLIP, 2013.Google Scholar
Index Terms
- Worst-Case Noise Area Prediction of On-Chip Power Distribution Network
Recommendations
Worst-case dynamic power distribution network noise prediction using convolutional neural network
DAC '22: Proceedings of the 59th ACM/IEEE Design Automation ConferenceWorst-case dynamic PDN noise analysis is an essential step in PDN sign-off to ensure the performance and reliability of chips. However, with the growing PDN size and increasing scenarios to be validated, it becomes very time- and resource-consuming to ...
Scaling trends of on-chip power distribution noise
The design of power distribution networks in high-performance integrated circuits has become significantly more challenging with recent advances in process technologies. As on-chip currents exceed tens of amperes and circuit clock periods are reduced ...
Scaling trends of on-chip Power distribution noise
SLIP '02: Proceedings of the 2002 international workshop on System-level interconnect predictionThe design of power distribution networks in high performance integrated circuits has become significantly more challenging with recent advances in process technology. As on-chip currents exceed tens of amperes and circuit clock periods are reduced well ...
Comments