Nancy Y. Zhou
Zhuo Li
Charles J. Alpert
Cliff Sze
ABSTRACT
Clock grid is a mainstream clock network methodology for high performance microprocessor and SOC designs. Clock skew, power usage and robustness to PVT (power, voltage, temperature) are all important metrics for a high quality clock grid design. Tree-driven-grid clock network is a typical clock grid clock network. It includes a clock source, a buffered tree, leaf buffers, a mesh clock grid, local clock buffers, and latches as shown in Fig. 1. For such network, one big challenge is how to connect the leaf level buffers of the global tree to the grid with nonuniform loads under tight slew and skew constraints. The choice of tapping points that connect the leaf buffers to the clock grid are critical to the quality of the clock designs. Good tapping points can minimize the clock skew and reduce power. In this paper, we proposed a new algorithm to select the tapping points to build the global tree as regular and symmetric as possible. From our experimental results, the proposed algorithm can efficiently reduce global clock skew, rising slew, maximum overshoot, reduce power, and avoid local skew violation.
- N. Bindal, T. Kelly, N. Velastegui and K. L. Wong, "Scalable sub-10 ps skew global clock distribution for a 90nm multi-GHZ 1A microprocessor," in Proceedings of IEEE Int. Solid-State Circuits Conference. pp. 346--347, 2003.Google Scholar
- P. J. Camporese, A. Deutsch, T. G. McNamara, P. J. Restle and D. A. Webber, "X-Y grid tree clock distribution network with tunable tree and grid networks," in U.S. Patent 6311313. 2001.Google Scholar
- A. Kahng, J. Cong, and G. Robin "High-performance clock routing based on recursive geometric matching," in Proceedings of Design Autumation Conference. pp. 322--327, 1991. Google ScholarDigital Library
- P. Mahoney, E. Fetzer, B. Doyle and S. Naffziger, "Clock distribution on a dual-core multi-threaded Itanium-family processor," in Proceedings of IEEE Int. Solid-State Circuits Conference. pp. 292--293, 2005.Google Scholar
- J. N. Kozhaya, P. J. Restle and H. Qian "Myth Busters: Microprocessor Clocking is from Mars, ASIC Clocking is from Venus," in ICCAD 2011, pp. 271--275, 2011. Google ScholarDigital Library
- P. J. Restle, T. G. McNamara, D. A. Webber, P. J. Camporese, K. F. Eng, K. A. Jenkins,etc "A clock distribution network for microprocessors," in IEEE Journal of Solid-State Circuits, vol. 36, No. 5, pp. 792--799, 2001.Google ScholarCross Ref
- H. Qian, P. J. Restle, J. N. Kozhaya, and C. L. Gunion "Subtractive Router for Tree-Driven-Grid Clocks," in IEEE Transcations on Computer-Aided Design of Intergrated Circuits and Systems 31(6), pp. 868--877, 2012.Google ScholarDigital Library
Index Terms
- PACMAN: Driving Nonuniform Clock Grid Loads for low-skew robust clock network
Recommendations
Statistical skew modeling for general clock distribution networks in presence of process variations
Clock skew modeling is important in the performance evaluation and prediction of clock distribution networks. This paper addresses the problem of statistical skew modeling for general clock distribution networks in the presence of process variations. ...
Jitter-tolerant clock routing in two-phase synchronous systems
ICCAD '96: Proceedings of the 1996 IEEE/ACM international conference on Computer-aided designDue to process, manufacturing and system operating conditions in a real environment, clock jitter is inevitable. In the presence of jitter, zero or near-zero skew are not really safe for reliable clock operations. Appropriate skew or useful skew can ...
Co-synthesis of data paths and clock control paths for minimum-period clock gating
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeAlthough intentional clock skew can be utilized to reduce the clock period, its application in gated clock designs has not been well studied. A gated clock design includes both data paths and clock control paths, but conventional clock skew scheduling ...
Comments